JPH0332823B2 - - Google Patents
Info
- Publication number
- JPH0332823B2 JPH0332823B2 JP59247619A JP24761984A JPH0332823B2 JP H0332823 B2 JPH0332823 B2 JP H0332823B2 JP 59247619 A JP59247619 A JP 59247619A JP 24761984 A JP24761984 A JP 24761984A JP H0332823 B2 JPH0332823 B2 JP H0332823B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- data
- master
- slave
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012937 correction Methods 0.000 claims description 24
- 238000012545 processing Methods 0.000 claims description 11
- 238000001514 detection method Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000010365 information processing Effects 0.000 description 2
- 230000003292 diminished effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Landscapes
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59247619A JPS61131048A (ja) | 1984-11-22 | 1984-11-22 | メモリアクセス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59247619A JPS61131048A (ja) | 1984-11-22 | 1984-11-22 | メモリアクセス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61131048A JPS61131048A (ja) | 1986-06-18 |
| JPH0332823B2 true JPH0332823B2 (de) | 1991-05-14 |
Family
ID=17166200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59247619A Granted JPS61131048A (ja) | 1984-11-22 | 1984-11-22 | メモリアクセス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61131048A (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02118744A (ja) * | 1988-10-28 | 1990-05-07 | Nec Corp | 電子ディスク装置 |
-
1984
- 1984-11-22 JP JP59247619A patent/JPS61131048A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61131048A (ja) | 1986-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3898443A (en) | Memory fault correction system | |
| JPH0833842B2 (ja) | 論理演算装置 | |
| JPH0332823B2 (de) | ||
| JPS62242258A (ja) | 記憶装置 | |
| JPH0317760A (ja) | データ書込み確認方式 | |
| JPH0520215A (ja) | 情報処理装置 | |
| JPS60214043A (ja) | パイプライン制御回路 | |
| JPH0423056A (ja) | Ｒａｍ回路 | |
| JPS61288243A (ja) | コンペアアンドスワツプ命令処理方式 | |
| JPS6128145B2 (de) | ||
| JPH02183332A (ja) | プログラムド制御方式 | |
| JPH01171033A (ja) | 演算装置 | |
| JPH0136137B2 (de) | ||
| JPS59110098A (ja) | デ−タ記憶装置の誤り訂正装置 | |
| JPS63216150A (ja) | 記憶装置 | |
| JPS59103158A (ja) | デイジタル信号処理プログラムデバツグ方式 | |
| JPS59176851A (ja) | デ−タ格納方式 | |
| JPS6041151A (ja) | メモリエラ−訂正方式 | |
| JPH0250500B2 (de) | ||
| JPS63170756A (ja) | 主記憶イニシヤライズ方式 | |
| JPH0271346A (ja) | 記憶装置の誤り訂正制御装置 | |
| JPS58199500A (ja) | メモリ装置のメモリ制御回路 | |
| JPH05265786A (ja) | パリティチェック回路 | |
| JPS60201437A (ja) | マイクロプロセツサ | |
| JPH0391198A (ja) | メモリ再書き込み方式 |