JPH0332086B2 - - Google Patents

Info

Publication number
JPH0332086B2
JPH0332086B2 JP59225561A JP22556184A JPH0332086B2 JP H0332086 B2 JPH0332086 B2 JP H0332086B2 JP 59225561 A JP59225561 A JP 59225561A JP 22556184 A JP22556184 A JP 22556184A JP H0332086 B2 JPH0332086 B2 JP H0332086B2
Authority
JP
Japan
Prior art keywords
clock
output
flip
flop
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59225561A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61103228A (ja
Inventor
Osamu Tooyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59225561A priority Critical patent/JPS61103228A/ja
Publication of JPS61103228A publication Critical patent/JPS61103228A/ja
Publication of JPH0332086B2 publication Critical patent/JPH0332086B2/ja
Granted legal-status Critical Current

Links

JP59225561A 1984-10-26 1984-10-26 クロツク制御回路 Granted JPS61103228A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59225561A JPS61103228A (ja) 1984-10-26 1984-10-26 クロツク制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59225561A JPS61103228A (ja) 1984-10-26 1984-10-26 クロツク制御回路

Publications (2)

Publication Number Publication Date
JPS61103228A JPS61103228A (ja) 1986-05-21
JPH0332086B2 true JPH0332086B2 (enrdf_load_stackoverflow) 1991-05-09

Family

ID=16831225

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59225561A Granted JPS61103228A (ja) 1984-10-26 1984-10-26 クロツク制御回路

Country Status (1)

Country Link
JP (1) JPS61103228A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS61103228A (ja) 1986-05-21

Similar Documents

Publication Publication Date Title
US6067272A (en) Delayed locked loop implementation in a synchronous dynamic random access memory
US6707723B2 (en) Data input circuits and methods of inputting data for a synchronous semiconductor memory device
US7558133B2 (en) System and method for capturing data signals using a data strobe signal
US6338127B1 (en) Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same
US5978281A (en) Method and apparatus for preventing postamble corruption within a memory system
US6279090B1 (en) Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
KR100540487B1 (ko) 데이터 출력제어회로
EP1040404A1 (en) Method and apparatus for coupling signals between two circuits operating in different clock domains
US6049241A (en) Clock skew circuit
US6965530B2 (en) Semiconductor memory device and semiconductor memory device control method
US4691121A (en) Digital free-running clock synchronizer
JPH1127229A (ja) フレームアライナ回路
KR20020037525A (ko) 지연 락 루프 회로를 구비한 동기형 반도체 메모리 장치
JPH0332086B2 (enrdf_load_stackoverflow)
JP3688137B2 (ja) マイクロコンピュータ
JP2898450B2 (ja) 半導体記憶装置
JP3831142B2 (ja) 半導体集積回路
JP3484660B2 (ja) バッファメモリ容量不足検出回路
JPH09292930A (ja) 信号伝達用タイミング調整装置
JPH03237688A (ja) 半導体出力回路
JPH03265321A (ja) ダブルバッファ制御回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees