JPH0319692B2 - - Google Patents

Info

Publication number
JPH0319692B2
JPH0319692B2 JP55059988A JP5998880A JPH0319692B2 JP H0319692 B2 JPH0319692 B2 JP H0319692B2 JP 55059988 A JP55059988 A JP 55059988A JP 5998880 A JP5998880 A JP 5998880A JP H0319692 B2 JPH0319692 B2 JP H0319692B2
Authority
JP
Japan
Prior art keywords
layer
pattern
deposited layer
workpiece
deposited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55059988A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56157026A (en
Inventor
Yoshiharu Ozaki
Kazuo Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP5998880A priority Critical patent/JPS56157026A/ja
Publication of JPS56157026A publication Critical patent/JPS56157026A/ja
Publication of JPH0319692B2 publication Critical patent/JPH0319692B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Electron Beam Exposure (AREA)
JP5998880A 1980-05-08 1980-05-08 Formation of pattern Granted JPS56157026A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5998880A JPS56157026A (en) 1980-05-08 1980-05-08 Formation of pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5998880A JPS56157026A (en) 1980-05-08 1980-05-08 Formation of pattern

Publications (2)

Publication Number Publication Date
JPS56157026A JPS56157026A (en) 1981-12-04
JPH0319692B2 true JPH0319692B2 (cs) 1991-03-15

Family

ID=13129051

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5998880A Granted JPS56157026A (en) 1980-05-08 1980-05-08 Formation of pattern

Country Status (1)

Country Link
JP (1) JPS56157026A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63198327A (ja) * 1987-02-13 1988-08-17 Nec Corp 電子ビ−ム脱離による吸着層の超微細パタ−ン形成方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2342544A1 (fr) * 1975-05-28 1977-09-23 Pechiney Aluminium Procede de fabrication de fils en alliage al-mg-si destines a la fabrication de cables aeriens de transport d'energie
JPS55129345A (en) * 1979-03-29 1980-10-07 Ulvac Corp Electron beam plate making method by vapor phase film formation and vapor phase development

Also Published As

Publication number Publication date
JPS56157026A (en) 1981-12-04

Similar Documents

Publication Publication Date Title
US4202914A (en) Method of depositing thin films of small dimensions utilizing silicon nitride lift-off mask
JPS6350860B2 (cs)
US5023204A (en) Method of manufacturing semiconductor device using silicone protective layer
JPS61194834A (ja) ポリシリコンのエツチング方法
US6218084B1 (en) Method for removing photoresist layer
US4774164A (en) Chrome mask etch
JPH11260921A (ja) 半導体素子の多層配線用ビアホ―ルの形成方法
US6379872B1 (en) Etching of anti-reflective coatings
US4470871A (en) Preparation of organic layers for oxygen etching
US3767492A (en) Semiconductor masking
JPH0319692B2 (cs)
JP2829301B2 (ja) 絶縁膜の形成方法
JP3865323B2 (ja) エッチング方法及び半導体装置の製造方法
JPH0314172B2 (cs)
JPH01280316A (ja) ドライエッチング方法
KR20010091901A (ko) 반도체장치의 제조방법
JPS6213813B2 (cs)
JPH07106310A (ja) ドライエッチング方法
KR101951456B1 (ko) 반도체 제조 공정에 있어서 미세 실리콘 패턴을 형성하기 위한 신규 식각방법
JPH0143453B2 (cs)
KR100317310B1 (ko) 반도체소자의콘택홀형성방법
JP2768462B2 (ja) 集積回路デバイスの製造方法
JP2937537B2 (ja) パターン形成方法
JPH05136097A (ja) 微細加工方法および微細加工装置
JP3104388B2 (ja) ドライエッチング方法