JPH0317481Y2 - - Google Patents
Info
- Publication number
- JPH0317481Y2 JPH0317481Y2 JP1981197602U JP19760281U JPH0317481Y2 JP H0317481 Y2 JPH0317481 Y2 JP H0317481Y2 JP 1981197602 U JP1981197602 U JP 1981197602U JP 19760281 U JP19760281 U JP 19760281U JP H0317481 Y2 JPH0317481 Y2 JP H0317481Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- clock pulse
- signal
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19760281U JPS58101314U (ja) | 1981-12-28 | 1981-12-28 | クロツクパルス発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19760281U JPS58101314U (ja) | 1981-12-28 | 1981-12-28 | クロツクパルス発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58101314U JPS58101314U (ja) | 1983-07-09 |
| JPH0317481Y2 true JPH0317481Y2 (pm) | 1991-04-12 |
Family
ID=30110815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19760281U Granted JPS58101314U (ja) | 1981-12-28 | 1981-12-28 | クロツクパルス発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58101314U (pm) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5628418B2 (pm) * | 1975-01-22 | 1981-07-01 | ||
| JPS59827Y2 (ja) * | 1977-12-07 | 1984-01-11 | 日本電気株式会社 | 位相同期回路 |
-
1981
- 1981-12-28 JP JP19760281U patent/JPS58101314U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58101314U (ja) | 1983-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3345515B2 (ja) | ピークシフト補正回路およびそれを使用した磁気記録媒体再生装置 | |
| JPS63287211A (ja) | デジタルpll回路 | |
| JPH0317481Y2 (pm) | ||
| US4777452A (en) | Bit clock signal generator for use in a digital signal demodulator | |
| US4580100A (en) | Phase locked loop clock recovery circuit for data reproducing apparatus | |
| JPH0156574B2 (pm) | ||
| US5166836A (en) | Digital signal detecting apparatus | |
| JPH0249573B2 (pm) | ||
| JPH0211048B2 (pm) | ||
| JP2685529B2 (ja) | ビット同期回路 | |
| JPH0317250B2 (pm) | ||
| JPS62164651U (pm) | ||
| JPH0328863B2 (pm) | ||
| JPS59152512A (ja) | デジタルデ−タ生成装置 | |
| JPS63111724A (ja) | クロツク再生位相同期回路 | |
| JP2966666B2 (ja) | 復調装置 | |
| JPH0526273B2 (pm) | ||
| JPH0247653Y2 (pm) | ||
| JPS6261Y2 (pm) | ||
| JPS59124012A (ja) | 同期信号再生回路 | |
| JPS58159028A (ja) | サンプリングパルス発生回路 | |
| JPS60182820A (ja) | フエイズロツクドル−プ回路 | |
| JPS59186110A (ja) | デジタルデ−タ生成装置 | |
| JPH08329604A (ja) | デジタルオーディオインターフェース | |
| JPS6131648B2 (pm) |