JPH0314063Y2 - - Google Patents

Info

Publication number
JPH0314063Y2
JPH0314063Y2 JP1984074510U JP7451084U JPH0314063Y2 JP H0314063 Y2 JPH0314063 Y2 JP H0314063Y2 JP 1984074510 U JP1984074510 U JP 1984074510U JP 7451084 U JP7451084 U JP 7451084U JP H0314063 Y2 JPH0314063 Y2 JP H0314063Y2
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
detected
multilayer printed
clearance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984074510U
Other languages
English (en)
Japanese (ja)
Other versions
JPS60187558U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7451084U priority Critical patent/JPS60187558U/ja
Publication of JPS60187558U publication Critical patent/JPS60187558U/ja
Application granted granted Critical
Publication of JPH0314063Y2 publication Critical patent/JPH0314063Y2/ja
Granted legal-status Critical Current

Links

JP7451084U 1984-05-23 1984-05-23 多層印刷配線板回路の誤配線検出ゲ−ジ Granted JPS60187558U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7451084U JPS60187558U (ja) 1984-05-23 1984-05-23 多層印刷配線板回路の誤配線検出ゲ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7451084U JPS60187558U (ja) 1984-05-23 1984-05-23 多層印刷配線板回路の誤配線検出ゲ−ジ

Publications (2)

Publication Number Publication Date
JPS60187558U JPS60187558U (ja) 1985-12-12
JPH0314063Y2 true JPH0314063Y2 (en:Method) 1991-03-28

Family

ID=30614878

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7451084U Granted JPS60187558U (ja) 1984-05-23 1984-05-23 多層印刷配線板回路の誤配線検出ゲ−ジ

Country Status (1)

Country Link
JP (1) JPS60187558U (en:Method)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53109177A (en) * 1977-03-04 1978-09-22 Tokyo Shibaura Electric Co Method of detecting pattern position displacement of multilayer printed circuit board

Also Published As

Publication number Publication date
JPS60187558U (ja) 1985-12-12

Similar Documents

Publication Publication Date Title
US5498500A (en) Overlay measurement mark and method of measuring an overlay error between multi patterns in a semiconductor device using the measurement mark
KR880005842A (ko) 다층 인쇄회로 기판의 예비 드릴 공정을 위한 시스템 및 방법
JPH0314063Y2 (en:Method)
JPH04506728A (ja) 多層印刷回路基板及びその所定順序での組立て状態検査方法
JP2734367B2 (ja) 多層プリント配線板およびその製造方法
US4918380A (en) System for measuring misregistration
JPH0418718B2 (en:Method)
JP3857404B2 (ja) プリント配線基板
JPH11307890A (ja) プリント配線板
JPH0135493Y2 (en:Method)
JPS587654Y2 (ja) 印刷配線板
JP3531858B2 (ja) 多層印刷配線基板
JPH0126120Y2 (en:Method)
GB1535813A (en) Multi-layer circuit board
JPH0232594A (ja) 積層形印刷配線板
JPH0621270Y2 (ja) プリント配線板
JPH0514541Y2 (en:Method)
JPH01117777U (en:Method)
JPH0625025Y2 (ja) 印刷配線板
JPS59182977U (ja) 多層印刷配線板
JPH04365395A (ja) 多層基板
JPH02257694A (ja) 印刷配線基板
JPH08330685A (ja) 回路基板
JPH01104770U (en:Method)
JPH0699334A (ja) 多層基板の加工位置補正方法