JPH029372B2 - - Google Patents
Info
- Publication number
- JPH029372B2 JPH029372B2 JP58211201A JP21120183A JPH029372B2 JP H029372 B2 JPH029372 B2 JP H029372B2 JP 58211201 A JP58211201 A JP 58211201A JP 21120183 A JP21120183 A JP 21120183A JP H029372 B2 JPH029372 B2 JP H029372B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- key
- data
- error
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000872 buffer Substances 0.000 claims description 21
- 238000012545 processing Methods 0.000 claims description 9
- 238000012937 correction Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 101500000959 Bacillus anthracis Protective antigen PA-20 Proteins 0.000 description 4
- 238000007689 inspection Methods 0.000 description 3
- 101000701286 Pseudomonas aeruginosa (strain ATCC 15692 / DSM 22644 / CIP 104116 / JCM 14847 / LMG 12228 / 1C / PRS 101 / PAO1) Alkanesulfonate monooxygenase Proteins 0.000 description 2
- 101000983349 Solanum commersonii Osmotin-like protein OSML13 Proteins 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58211201A JPS60103465A (ja) | 1983-11-10 | 1983-11-10 | キイバツフアストレ−ジ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58211201A JPS60103465A (ja) | 1983-11-10 | 1983-11-10 | キイバツフアストレ−ジ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60103465A JPS60103465A (ja) | 1985-06-07 |
JPH029372B2 true JPH029372B2 (pt) | 1990-03-01 |
Family
ID=16602034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58211201A Granted JPS60103465A (ja) | 1983-11-10 | 1983-11-10 | キイバツフアストレ−ジ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60103465A (pt) |
-
1983
- 1983-11-10 JP JP58211201A patent/JPS60103465A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60103465A (ja) | 1985-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7849382B2 (en) | Memory control circuit, nonvolatile storage apparatus, and memory control method | |
US5502732A (en) | Method for testing ECC logic | |
US7376887B2 (en) | Method for fast ECC memory testing by software including ECC check byte | |
US7921339B2 (en) | Flash storage device with data correction function | |
JP2830308B2 (ja) | 情報処理装置 | |
US3898443A (en) | Memory fault correction system | |
WO2007088597A1 (ja) | エラー訂正コード生成方法及びメモリ管理装置 | |
US20210326202A1 (en) | Non-volatile memory | |
JPS59214952A (ja) | 障害処理方式 | |
JPH029372B2 (pt) | ||
KR860002027B1 (ko) | 키이 기억 에러 처리 시스템 | |
JPS6129024B2 (pt) | ||
JPH03142800A (ja) | 電気的消去・書き込み可能なプログラマブル・リード・オンリー・メモリ | |
JPS63257854A (ja) | Lruメモリ障害検出回路 | |
JPH0756640B2 (ja) | 記憶装置 | |
US7831889B2 (en) | Method and device for error detection for a cache memory and corresponding cache memory | |
JPS63278162A (ja) | 情報処理装置におけるエラ−訂正装置 | |
JP3041007B2 (ja) | 不揮発性メモリの管理方式 | |
JPS58184656A (ja) | プログラム格納方式 | |
JPH06266618A (ja) | エラー訂正・検出機能付きの主記憶コントローラを備えた情報処理装置 | |
JPH06139152A (ja) | 記憶装置用入出力回路 | |
JPS58213349A (ja) | 情報処理装置 | |
JPH0520215A (ja) | 情報処理装置 | |
JPH0373014B2 (pt) | ||
JPS61253565A (ja) | 記憶装置 |