JPH02864B2 - - Google Patents

Info

Publication number
JPH02864B2
JPH02864B2 JP56160546A JP16054681A JPH02864B2 JP H02864 B2 JPH02864 B2 JP H02864B2 JP 56160546 A JP56160546 A JP 56160546A JP 16054681 A JP16054681 A JP 16054681A JP H02864 B2 JPH02864 B2 JP H02864B2
Authority
JP
Japan
Prior art keywords
film
silicon film
electrode
polycrystalline
electrode pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56160546A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5878455A (ja
Inventor
Yasuaki Hokari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56160546A priority Critical patent/JPS5878455A/ja
Publication of JPS5878455A publication Critical patent/JPS5878455A/ja
Publication of JPH02864B2 publication Critical patent/JPH02864B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8221Three dimensional integrated circuits stacked in different levels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1281Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor by using structural features to control crystal growth, e.g. placement of grain filters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Recrystallisation Techniques (AREA)
JP56160546A 1981-10-08 1981-10-08 半導体装置の製造方法 Granted JPS5878455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56160546A JPS5878455A (ja) 1981-10-08 1981-10-08 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56160546A JPS5878455A (ja) 1981-10-08 1981-10-08 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5878455A JPS5878455A (ja) 1983-05-12
JPH02864B2 true JPH02864B2 (fr) 1990-01-09

Family

ID=15717317

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56160546A Granted JPS5878455A (ja) 1981-10-08 1981-10-08 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5878455A (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6054425A (ja) * 1983-09-05 1985-03-28 Agency Of Ind Science & Technol 半導体装置の製造方法
JPS60200564A (ja) * 1984-03-24 1985-10-11 Mitsubishi Electric Corp 薄膜半導体素子集積回路装置
JPS6163018A (ja) * 1984-09-04 1986-04-01 Agency Of Ind Science & Technol Si薄膜結晶層の製造方法
JPS61234088A (ja) * 1985-04-10 1986-10-18 Agency Of Ind Science & Technol レ−ザ光照射装置
JPH0824193B2 (ja) * 1990-10-16 1996-03-06 工業技術院長 平板型光弁駆動用半導体装置の製造方法
KR101594335B1 (ko) * 2007-12-03 2016-02-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제조 방법

Also Published As

Publication number Publication date
JPS5878455A (ja) 1983-05-12

Similar Documents

Publication Publication Date Title
US4381201A (en) Method for production of semiconductor devices
US5244828A (en) Method of fabricating a quantum device
JPH05109737A (ja) 薄膜トランジスタの製造方法
JPH0656882B2 (ja) スタックドmosデバイスの製造方法
JP3148977B2 (ja) 半導体素子の製造方法
JP2003086604A (ja) 薄膜半導体装置及びその基板ならびにその製造方法
JPH0147897B2 (fr)
JPH02864B2 (fr)
JPH08102543A (ja) 結晶化方法及びこれを用いた薄膜トランジスタの製造方法
JPH0450746B2 (fr)
JPH02863B2 (fr)
JP2709591B2 (ja) 再結晶半導体薄膜の製造方法
EP0575965B1 (fr) Procédé pour fabriquer un cristal semi-conducteur et dispositif semi-conducteur
JPH0467336B2 (fr)
JPH0438140B2 (fr)
US5011783A (en) Forming selective single crystal regions in insulated pockets formed on silicon by energy beams and devices formed in the pockets
JPS6342417B2 (fr)
JP2773146B2 (ja) 半導体装置の製造方法
JPH04250617A (ja) 半導体における不純物のドーピング方法および半導体装置の製造方法
JP3460962B2 (ja) 半導体装置の製造方法
JPH0376017B2 (fr)
JP3291845B2 (ja) 結晶成長方法およびmosトランジスタのチャネル形成方法
JPH0642493B2 (ja) 半導体装置の製造方法
JPH07131029A (ja) 薄膜トランジスタの製造方法
JPS6235569A (ja) Mis型トランジスタ及びその製造方法