JPH026221B2 - - Google Patents
Info
- Publication number
- JPH026221B2 JPH026221B2 JP16064281A JP16064281A JPH026221B2 JP H026221 B2 JPH026221 B2 JP H026221B2 JP 16064281 A JP16064281 A JP 16064281A JP 16064281 A JP16064281 A JP 16064281A JP H026221 B2 JPH026221 B2 JP H026221B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon film
- single crystal
- oxygen
- crystal silicon
- polycrystalline silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16064281A JPS5860544A (ja) | 1981-10-06 | 1981-10-06 | 結晶欠陥のゲツタリング法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16064281A JPS5860544A (ja) | 1981-10-06 | 1981-10-06 | 結晶欠陥のゲツタリング法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5860544A JPS5860544A (ja) | 1983-04-11 |
JPH026221B2 true JPH026221B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-02-08 |
Family
ID=15719342
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16064281A Granted JPS5860544A (ja) | 1981-10-06 | 1981-10-06 | 結晶欠陥のゲツタリング法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5860544A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0795550B2 (ja) * | 1986-02-04 | 1995-10-11 | 富士通株式会社 | 半導体装置 |
JPH10256261A (ja) * | 1997-03-12 | 1998-09-25 | Nec Corp | 半導体装置の製造方法 |
-
1981
- 1981-10-06 JP JP16064281A patent/JPS5860544A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5860544A (ja) | 1983-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE10131249A1 (de) | Verfahren zur Herstellung eines Films oder einer Schicht aus halbleitendem Material | |
JPS6124240A (ja) | 半導体基板 | |
JP2998330B2 (ja) | Simox基板及びその製造方法 | |
KR860000228B1 (ko) | 반도체 기판과 그 제조방법 | |
JPS59124136A (ja) | 半導体ウエハの処理方法 | |
JPH026221B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6213815B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH023539B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP3379054B2 (ja) | 半導体結晶の製造方法 | |
JP3093762B2 (ja) | 半導体装置の製造方法 | |
JPH0574784A (ja) | シリコン基板の製造方法 | |
JPH05152304A (ja) | 半導体基板の製造方法 | |
JPS6326541B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP3024193B2 (ja) | 半導体基板の製造方法 | |
JPH0810669B2 (ja) | Soi膜の形成方法 | |
JPH0635360B2 (ja) | 単結晶窒化アルミニウム膜の作製方法 | |
JPH02170522A (ja) | 半導体装置の製造方法 | |
JP3272908B2 (ja) | 半導体多層材料の製造方法 | |
JPS6351646A (ja) | イントリンシツク・ゲツタリング法 | |
JPS60148128A (ja) | 半導体基板 | |
JPH03201440A (ja) | 半導体基板の裏面歪形成方法 | |
JPS6276514A (ja) | 半導体装置の製造方法 | |
JPH0453140A (ja) | シリコン単結晶ウエハの処理方法 | |
JPH03293718A (ja) | シリコン単結晶基板の処理方法 | |
JPS63254720A (ja) | 半導体薄膜の形成方法 |