JPH0260096B2 - - Google Patents
Info
- Publication number
- JPH0260096B2 JPH0260096B2 JP59113353A JP11335384A JPH0260096B2 JP H0260096 B2 JPH0260096 B2 JP H0260096B2 JP 59113353 A JP59113353 A JP 59113353A JP 11335384 A JP11335384 A JP 11335384A JP H0260096 B2 JPH0260096 B2 JP H0260096B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- level
- input
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 4
- 230000007257 malfunction Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Electronic Switches (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59113353A JPS60256225A (ja) | 1984-06-01 | 1984-06-01 | 信号選択回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59113353A JPS60256225A (ja) | 1984-06-01 | 1984-06-01 | 信号選択回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60256225A JPS60256225A (ja) | 1985-12-17 |
JPH0260096B2 true JPH0260096B2 (zh) | 1990-12-14 |
Family
ID=14610113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59113353A Granted JPS60256225A (ja) | 1984-06-01 | 1984-06-01 | 信号選択回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60256225A (zh) |
-
1984
- 1984-06-01 JP JP59113353A patent/JPS60256225A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60256225A (ja) | 1985-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5914996A (en) | Multiple clock frequency divider with fifty percent duty cycle output | |
US4816700A (en) | Two-phase non-overlapping clock generator | |
US5446867A (en) | Microprocessor PLL clock circuit with selectable delayed feedback | |
US4877974A (en) | Clock generator which generates a non-overlap clock having fixed pulse width and changeable frequency | |
US5230013A (en) | PLL-based precision phase shifting at CMOS levels | |
US6049236A (en) | Divide-by-one or divide-by-two qualified clock driver with glitch-free transitions between operating frequencies | |
JP2729196B2 (ja) | 高速5分周回路 | |
US5365128A (en) | High-resolution synchronous delay line | |
JPH04288607A (ja) | クロック信号切り換え回路 | |
US6967512B2 (en) | Multiphase-clock processing circuit and clock multiplying circuit | |
US4942595A (en) | Circuit for dividing the frequency of a digital clock signal by two and one-half | |
JP2611034B2 (ja) | 遅延回路 | |
US6282255B1 (en) | Frequency divider with variable modulo | |
US4587664A (en) | High speed frequency divider dividing pulse by a number obtained by dividing an odd number by two | |
US20060087350A1 (en) | Frequency divider with variable division rate | |
US6194938B1 (en) | Synchronous integrated clock circuit | |
JPH0260096B2 (zh) | ||
US5175752A (en) | Frequency divider with reduced clock skew | |
JPS6238920A (ja) | 多相クロツク発生装置 | |
JPH0352041Y2 (zh) | ||
JPH088473B2 (ja) | 相補形d形フリツプフロツプ回路 | |
KR100278271B1 (ko) | 클럭주파수분주장치 | |
JPS5926675Y2 (ja) | 分周回路 | |
JPH0691425B2 (ja) | D形フリップフロップを使用した分周回路 | |
JP3369746B2 (ja) | 分周回路 |