JPH0255810B2 - - Google Patents
Info
- Publication number
- JPH0255810B2 JPH0255810B2 JP16627882A JP16627882A JPH0255810B2 JP H0255810 B2 JPH0255810 B2 JP H0255810B2 JP 16627882 A JP16627882 A JP 16627882A JP 16627882 A JP16627882 A JP 16627882A JP H0255810 B2 JPH0255810 B2 JP H0255810B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- instruction
- memory access
- memory bus
- conflict determination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16627882A JPS5875260A (ja) | 1982-09-24 | 1982-09-24 | メモリアクセス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16627882A JPS5875260A (ja) | 1982-09-24 | 1982-09-24 | メモリアクセス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5875260A JPS5875260A (ja) | 1983-05-06 |
| JPH0255810B2 true JPH0255810B2 (cs) | 1990-11-28 |
Family
ID=15828409
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16627882A Granted JPS5875260A (ja) | 1982-09-24 | 1982-09-24 | メモリアクセス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5875260A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4742451A (en) * | 1984-05-21 | 1988-05-03 | Digital Equipment Corporation | Instruction prefetch system for conditional branch instruction for central processor unit |
-
1982
- 1982-09-24 JP JP16627882A patent/JPS5875260A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5875260A (ja) | 1983-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3242508B2 (ja) | マイクロコンピュータ | |
| KR20020069186A (ko) | 프로세싱 디바이스용 우선순위선정된 버스 요구 스케줄링메커니즘 | |
| KR19990044957A (ko) | 데이터 처리기에서의 후속 명령 처리에 영향을 미치는 방법 및장치 | |
| US20230185576A1 (en) | User mode event handling | |
| KR930003444B1 (ko) | 주기억 참조의 순차화 제어방식 | |
| US6738837B1 (en) | Digital system with split transaction memory access | |
| US5615375A (en) | Interrupt control circuit | |
| JP3505728B2 (ja) | 記憶制御装置 | |
| JPH0255810B2 (cs) | ||
| US6738867B1 (en) | Disk array system reading ahead operand databackground of the invention | |
| CA1208798A (en) | Timing control system in data processor | |
| JPH02287828A (ja) | プリフェッチ制御方式 | |
| JPH08249175A (ja) | スーパースカラ・プロセッサ装置内の非アーキテクト命令を選択的にサポートする方法及び装置 | |
| KR920001102B1 (ko) | 정보 처리 장치 | |
| JP3102399B2 (ja) | データ処理装置及び方法 | |
| KR870000117B1 (ko) | 액세스 제어 처리방식 | |
| US7124281B1 (en) | Processing system having sequential address indicator signals | |
| JPS61118840A (ja) | 電子計算機の制御方式 | |
| JP2636074B2 (ja) | マイクロプロセッサ | |
| KR19980059782A (ko) | 프로세서의 메모리 다중 액세스 회로 | |
| JPH04262452A (ja) | プログラムの命令の並列処理のための方法およびプロセッサ | |
| JPH02242337A (ja) | 命令プリフェッチ装置 | |
| JPH0391055A (ja) | ハードウエアロックのセット方法、ハードウエアロック制御装置、ハードウエアロックの検出方法と装置 | |
| JPS6129942A (ja) | 命令語先取り機構 | |
| JPH04188228A (ja) | 命令先読み制御方式 |