JPH025063B2 - - Google Patents

Info

Publication number
JPH025063B2
JPH025063B2 JP59252304A JP25230484A JPH025063B2 JP H025063 B2 JPH025063 B2 JP H025063B2 JP 59252304 A JP59252304 A JP 59252304A JP 25230484 A JP25230484 A JP 25230484A JP H025063 B2 JPH025063 B2 JP H025063B2
Authority
JP
Japan
Prior art keywords
data
clock
phase
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59252304A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61129936A (ja
Inventor
Masaru Sakurai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59252304A priority Critical patent/JPS61129936A/ja
Publication of JPS61129936A publication Critical patent/JPS61129936A/ja
Publication of JPH025063B2 publication Critical patent/JPH025063B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59252304A 1984-11-29 1984-11-29 デ−タ再生回路 Granted JPS61129936A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59252304A JPS61129936A (ja) 1984-11-29 1984-11-29 デ−タ再生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59252304A JPS61129936A (ja) 1984-11-29 1984-11-29 デ−タ再生回路

Publications (2)

Publication Number Publication Date
JPS61129936A JPS61129936A (ja) 1986-06-17
JPH025063B2 true JPH025063B2 (zh) 1990-01-31

Family

ID=17235383

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59252304A Granted JPS61129936A (ja) 1984-11-29 1984-11-29 デ−タ再生回路

Country Status (1)

Country Link
JP (1) JPS61129936A (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1228877B (it) * 1989-03-24 1991-07-05 Sits Soc It Telecom Siemens Procedimento e dispositivo di ricupero della temporizzazione per la ricezione di segnali numerici di banda base.
JP2548989B2 (ja) * 1989-09-20 1996-10-30 日本ビクター株式会社 デジタル記録再生装置
GB9020170D0 (en) * 1990-09-14 1990-10-24 Indep Broadcasting Authority Orthogonal frequency division multiplexing
CA2090367C (en) * 1992-02-27 1997-09-30 Toshifumi Sato Data demodulator
JP3288574B2 (ja) * 1996-02-26 2002-06-04 松下電器産業株式会社 データ受信装置
EP1657846A3 (en) * 1996-07-22 2008-03-12 Nippon Telegraph And Telephone Corporation Clock timing recovery methods and circuits
JP5243877B2 (ja) * 2008-08-04 2013-07-24 ルネサスエレクトロニクス株式会社 通信装置

Also Published As

Publication number Publication date
JPS61129936A (ja) 1986-06-17

Similar Documents

Publication Publication Date Title
US10715307B1 (en) Embedded time of day receiver for clock transmission
EP0303494B1 (en) Clock signal generation system
US5388127A (en) Digital timing recovery circuit
US7868949B2 (en) Circuit arrangement and method for locking onto and/or processing data, in particular audio, T[ele]v[ision] and/or video data
JP3514529B2 (ja) 多値ｆｓｋ検波回路
JPH0787145A (ja) Ａｆｃ回路
US4729025A (en) Jitter correction circuit
JPH025063B2 (zh)
JPH07221800A (ja) データ識別再生回路
US6577167B1 (en) Clock signal producing circuit immediately producing clock signal synchronized with input signal
US5272532A (en) Horizontal AFC (automatic frequency control) circuit
US4799240A (en) Clock synchronizing circuit including a voltage controlled oscillator
CA1296072C (en) Method and arrangement for generating a correction signal for a digital timing recovery device
US6356612B1 (en) Clock signal reproducing apparatus
EP0534180B1 (en) MSK signal demodulating circuit
JPH0767167B2 (ja) 波形等化器
JP2863161B2 (ja) 位相同期クロック信号発生装置
Hill et al. Phase tracking system for ultra narrow bandwidth applications
JPS6327181A (ja) Ｍｕｓｅ音声デ−タサンプリング回路
JPS63286090A (ja) Ｐｌｌ回路の同期引込み方法
JPH0666771B2 (ja) 位相同期回路
JPS63229933A (ja) 位相同期回路
JPH0775414B2 (ja) ディスク再生復調装置
JPS64859B2 (zh)
JPS6362932B2 (zh)