JPH0250494B2 - - Google Patents

Info

Publication number
JPH0250494B2
JPH0250494B2 JP58233250A JP23325083A JPH0250494B2 JP H0250494 B2 JPH0250494 B2 JP H0250494B2 JP 58233250 A JP58233250 A JP 58233250A JP 23325083 A JP23325083 A JP 23325083A JP H0250494 B2 JPH0250494 B2 JP H0250494B2
Authority
JP
Japan
Prior art keywords
debug
state
instruction
debug state
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58233250A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60124747A (ja
Inventor
Shizuo Shiokawa
Seijiro Tajima
Kazuo Oota
Noryuki Harada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58233250A priority Critical patent/JPS60124747A/ja
Publication of JPS60124747A publication Critical patent/JPS60124747A/ja
Publication of JPH0250494B2 publication Critical patent/JPH0250494B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58233250A 1983-12-09 1983-12-09 計算機のデバグ制御方式 Granted JPS60124747A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58233250A JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58233250A JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Publications (2)

Publication Number Publication Date
JPS60124747A JPS60124747A (ja) 1985-07-03
JPH0250494B2 true JPH0250494B2 (cs) 1990-11-02

Family

ID=16952122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58233250A Granted JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Country Status (1)

Country Link
JP (1) JPS60124747A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0314025A (ja) * 1989-06-13 1991-01-22 Nec Corp 命令実行制御方式

Also Published As

Publication number Publication date
JPS60124747A (ja) 1985-07-03

Similar Documents

Publication Publication Date Title
US4974159A (en) Method of transferring control in a multitasking computer system
JP2650675B2 (ja) マルチモードマイクロプロセッサにおいてプログラムを実行する方法及びオペレーティングシステム
US4961161A (en) Arithmetic processor performing mask and trap operations for exceptions
JPH07219809A (ja) データ処理装置およびデータ処理方法
CN111133418A (zh) 在例外屏蔽更新指令之后允许未中止的事务处理
US6697959B2 (en) Fault handling in a data processing system utilizing a fault vector pointer table
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
JP2583525B2 (ja) データ処理装置
JPH0250494B2 (cs)
US6687845B2 (en) Fault vector pointer table
US5813039A (en) Guest execution control system, method and computer process for a virtual machine system
JPH01125633A (ja) マルチプロセッサシステムのデバッグ法
JP2504191B2 (ja) マイクロプロセッサ
JP2870405B2 (ja) 情報処理装置
JP2674873B2 (ja) プログラム開発支援装置のステップ実行動作方法
JP2624798B2 (ja) 処理装置のデバッグ機構
JPS59112494A (ja) メモリテスト方式
JPS62130427A (ja) メモリリ−ド／ライト方式
JPS62125437A (ja) 付加プロセツサの制御方法
JPH04364545A (ja) メモリダンプ方法
JPH0148564B2 (cs)
JPH0259829A (ja) マイクロコンピュータ
JPH01140348A (ja) プログラムトレース装置
JPH087706B2 (ja) 評価用シングルチツプマイクロコンピュータ
JPS6382525A (ja) トレ−ス機能付マイクロプロセツサ