JPH0249730Y2 - - Google Patents

Info

Publication number
JPH0249730Y2
JPH0249730Y2 JP14967584U JP14967584U JPH0249730Y2 JP H0249730 Y2 JPH0249730 Y2 JP H0249730Y2 JP 14967584 U JP14967584 U JP 14967584U JP 14967584 U JP14967584 U JP 14967584U JP H0249730 Y2 JPH0249730 Y2 JP H0249730Y2
Authority
JP
Japan
Prior art keywords
solder
circuit
substrate
metal container
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14967584U
Other languages
Japanese (ja)
Other versions
JPS6165748U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14967584U priority Critical patent/JPH0249730Y2/ja
Publication of JPS6165748U publication Critical patent/JPS6165748U/ja
Application granted granted Critical
Publication of JPH0249730Y2 publication Critical patent/JPH0249730Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Casings For Electric Apparatus (AREA)
  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)

Description

【考案の詳細な説明】 [考案の技術分野] 本考案は混成集積回路に関する。[Detailed explanation of the idea] [Technical field of invention] The present invention relates to hybrid integrated circuits.

[考案の技術的背景とその問題点] 混成集積回路の容器(パツケージ)としてはプ
ラスチツクに樹脂を充填したものやセラミツク等
が挙げられるが、特に高周波に関する回路を収納
する場合等にあつては金属が用いられる。回路を
シールドするためである。
[Technical background of the invention and its problems] The container (package) for hybrid integrated circuits can be made of plastic filled with resin or ceramic, but especially when housing circuits related to high frequencies, metal can be used. is used. This is to shield the circuit.

ところで、金属容器内に回路を収納する場合、
回路が形成された基板を金属容器に固定する必要
があるが、この固定法として、基板の裏面縁辺と
容器とを半田付けする方法が従来よりとられてい
る。このため、少なくとも基板の裏面縁辺は半田
が付くように金属とする必要があり、従来は回路
のシールドをも重ねて基板の裏面全域に接地電極
を形成し、引き出し線の周囲のみを絶縁する構成
をとつた。
By the way, when storing a circuit in a metal container,
It is necessary to fix a circuit board on which a circuit is formed to a metal container, and a method conventionally used for this fixing is to solder the back edge of the board to the container. For this reason, at least the edge of the back side of the board needs to be made of metal so that it can be soldered. Conventionally, the circuit shield was also layered to form a ground electrode on the entire back side of the board, and only the area around the lead wire was insulated. I took it.

しかしながら、上記構成によれば、基板の裏面
縁辺と金属容器とを半田付けする際に、基板の裏
面全域が接地電極であるために溶けた半田が不必
要に流れて広がり、この結果、基板の裏面縁辺に
半田が十分に盛り上がらないから半田付けの作業
性が非常に悪いという問題点がある。
However, according to the above configuration, when the back side edge of the board and the metal container are soldered, since the entire back side of the board is a ground electrode, the melted solder flows and spreads unnecessarily. There is a problem in that solder workability is very poor because the solder does not rise sufficiently on the edge of the back surface.

また、基板の裏面とはいえ、半田が不必要に流
れて付着したのでは見た目にも悪く、外観不良の
ために製品価値が低下するという問題点もある。
Furthermore, if the solder flows unnecessarily and adheres to the back side of the board, it looks bad, and there is also the problem that the product value decreases due to poor appearance.

[考案の目的] 本考案は上記事情に鑑みて成されたものであ
り、基板の裏面縁辺と金属容器との半田付けを作
業性良く、しかも確実に行うことができ、外観不
良のために製品価値が低下することのない混成集
積回路の提供を目的とする。
[Purpose of the invention] The present invention was developed in view of the above circumstances, and it is possible to solder the back side edge of the board and the metal container with good workability and reliability, and to prevent the product from having poor appearance. The purpose is to provide a hybrid integrated circuit whose value does not decrease.

[考案の概要] 上記目的を達成するための本考案の概要は、基
板の表面に回路を形成し、この回路を金属容器内
に収納すると共に、基板の裏面縁辺を金属容器に
半田付けして成る混成集積回路において、前記基
板の裏面に耐熱膜を枠状に形成することにより、
前記基板の裏面縁辺に半田代を形成したことを特
徴とするものである。
[Summary of the invention] The outline of the invention to achieve the above object is to form a circuit on the surface of a board, store this circuit in a metal container, and solder the back edge of the board to the metal container. By forming a frame-shaped heat-resistant film on the back surface of the substrate,
The present invention is characterized in that a solder margin is formed on the edge of the back surface of the substrate.

[考案の実施例] 以下、本考案を実施により具体的に説明する。[Example of idea] Hereinafter, the present invention will be explained in detail through implementation.

第1図は本考案の一実施例たる混成集積回路の
外観を示す斜視図、第2図は第1図に示す混成集
積回路の基板の裏面を示す平面図である。
FIG. 1 is a perspective view showing the appearance of a hybrid integrated circuit according to an embodiment of the present invention, and FIG. 2 is a plan view showing the back side of the substrate of the hybrid integrated circuit shown in FIG.

第1図及び第2図において、1は図示しないプ
リント基板への実装の際の固定用端子1a,1
b,1c,1dを有して成る金属容器、2は例え
ばセラミツクあるいは金属より成り、図示しない
が、その表面に回路が形成された基板、5a,5
b,5c,5dは前記回路よりの引き出し線、6
は前記回路の調整用の孔、7は基板2を金属容器
に固定する半田である。
In FIGS. 1 and 2, 1 indicates fixing terminals 1a and 1 for mounting on a printed circuit board (not shown).
The metal container 2 is made of ceramic or metal, for example, and the substrates 5a and 5 have circuits formed on their surfaces (not shown).
b, 5c, 5d are lead lines from the circuit, 6
7 is a hole for adjusting the circuit, and 7 is solder for fixing the board 2 to the metal container.

前記基板2の裏面には、引き出し線5a,5
b,5c,5dの周囲を除いて接地電極2aが形
成され、この接地電極2aは半田7を介して金属
容器1に電気的に接続される。
On the back surface of the substrate 2, there are lead lines 5a, 5.
A ground electrode 2a is formed except around the areas b, 5c, and 5d, and this ground electrode 2a is electrically connected to the metal container 1 via solder 7.

また、3で示すのは基板2の裏面に枠状に形成
された耐熱膜例えばレジストであり、このレジス
ト3により基板2の裏面縁辺に半田代8が形成さ
れる。
Further, 3 denotes a heat-resistant film, such as a resist, formed in a frame shape on the back surface of the substrate 2, and the resist 3 forms a solder margin 8 on the edge of the back surface of the substrate 2.

尚、調整用の孔6の周囲にも枠状にレジスト4
が形成されている。
In addition, a resist 4 is also provided in a frame shape around the adjustment hole 6.
is formed.

このように、基板2の裏面にレジスト3による
半田代を形成すれば、基板2を金属容器1に固定
する際に、溶けた半田がレジスト3を越えて半田
代8外に流れ出ることがないから、外観不良のた
めに製品価値が低下することはない。しかも、同
様の理由により、溶けた半田は半田代8内におい
て盛り上がるから、基板2の裏面縁辺と金属容器
との半田付けを容易かつ確実に行うことができ
る。
In this way, by forming a solder margin using the resist 3 on the back surface of the board 2, when the board 2 is fixed to the metal container 1, the melted solder will not flow out beyond the resist 3 to the outside of the solder margin 8. , product value does not decrease due to poor appearance. Moreover, for the same reason, the melted solder rises within the solder allowance 8, so that the back edge of the substrate 2 and the metal container can be easily and reliably soldered.

ここに、レジスト3を枠状に形成し、基板2の
裏面全域に形成しないのは次の理由による。基板
2の表面上に形成された回路が未だ金属容器1内
に収納されない場合例えば回路の調整時等におい
ても回路のアース(接地極)は電圧印加等のため
に当然必要となるが、仮にレジストを基板2の半
田代8を除く全域に形成した場合には、回路を金
属容器1内に収納しない限り回路のアースをとる
ことができないからである。
The reason why the resist 3 is formed in a frame shape and not over the entire back surface of the substrate 2 is as follows. If the circuit formed on the surface of the substrate 2 is not yet housed in the metal container 1, the grounding (grounding electrode) of the circuit will naturally be necessary for applying voltage, etc., for example when adjusting the circuit. This is because if the circuit is formed over the entire area of the board 2 except for the solder area 8, the circuit cannot be grounded unless the circuit is housed in the metal container 1.

また、調整用の孔6を半田により埋める場合が
あるが、かかる場合でも、調整用の孔6の周囲に
形成されたレジスト4により、半田を遮断するこ
とができるから、溶けた半田は容易に盛り上が
り、必要最小限の半田で調整用の孔6を確実に埋
めることができる。
Further, the adjustment hole 6 may be filled with solder, but even in such a case, the resist 4 formed around the adjustment hole 6 can block the solder, so melted solder can be easily removed. The adjustment hole 6 can be reliably filled with the necessary minimum amount of solder.

従つて、本実施例たる混成集積回路は、基板の
裏面縁辺と金属容器との半田付けを作業性良く、
しかも確実に行うことができ、外観不良のために
製品価値が低下することがない。
Therefore, the hybrid integrated circuit according to this embodiment allows easy soldering between the back edge of the board and the metal container.
Moreover, it can be carried out reliably, and the product value will not be reduced due to poor appearance.

以上、本考案の一実施例について説明したが、
本考案は上記実施例に限定されるものではなく、
本考案の要旨の範囲内で適宜に変形実施が可能で
あるのはいうまでもない。
One embodiment of the present invention has been described above, but
The present invention is not limited to the above embodiments,
It goes without saying that modifications can be made as appropriate within the scope of the gist of the present invention.

例えば上記実施例では、耐熱膜をレジストとし
たが、要は溶けた半田の温度に絶え得る膜であれ
ば良く、例えばガラスを膜状に形成したものであ
つても良い。
For example, in the above embodiment, the heat-resistant film is a resist, but any film that can withstand the temperature of melted solder may be used, and for example, a film made of glass may be used.

[考案の効果] 以上説明したように本考案によれば、基板の裏
面縁辺と金属容器との半田付けを作業性良く、し
かも確実に行うことができ、外観不良のために製
品価値が低下することのない混成集積回路を提供
することができる。
[Effects of the invention] As explained above, according to the invention, it is possible to solder the back edge of the board and the metal container with good workability and reliability, and the product value is reduced due to poor appearance. Therefore, it is possible to provide a hybrid integrated circuit without any problem.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例たる混成集積回路の
外観を示す斜視図、第2図は第1図に示す混成集
積回路の基板の裏面を示す平面図である。 1……金属容器、2……基板、3……レジスト
(耐熱膜)、8……半田代。
FIG. 1 is a perspective view showing the external appearance of a hybrid integrated circuit according to an embodiment of the present invention, and FIG. 2 is a plan view showing the back side of the substrate of the hybrid integrated circuit shown in FIG. 1...Metal container, 2...Substrate, 3...Resist (heat-resistant film), 8...Solder cost.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 基板の表面に回路を形成し、この回路を金属容
器内に収納すると共に、基板の裏面縁辺を金属容
器に半田付けして成る混成集積回路において、前
記基板の裏面に耐熱膜を枠状に形成することによ
り、前記基板の裏面縁辺に半田代を形成したこと
を特徴とする混成集積回路。
In a hybrid integrated circuit in which a circuit is formed on the surface of a substrate, this circuit is housed in a metal container, and the edge of the back surface of the substrate is soldered to the metal container, a heat-resistant film is formed in the shape of a frame on the back surface of the substrate. A hybrid integrated circuit characterized in that a solder margin is formed on the edge of the back surface of the substrate.
JP14967584U 1984-10-02 1984-10-02 Expired JPH0249730Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14967584U JPH0249730Y2 (en) 1984-10-02 1984-10-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14967584U JPH0249730Y2 (en) 1984-10-02 1984-10-02

Publications (2)

Publication Number Publication Date
JPS6165748U JPS6165748U (en) 1986-05-06
JPH0249730Y2 true JPH0249730Y2 (en) 1990-12-27

Family

ID=30707844

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14967584U Expired JPH0249730Y2 (en) 1984-10-02 1984-10-02

Country Status (1)

Country Link
JP (1) JPH0249730Y2 (en)

Also Published As

Publication number Publication date
JPS6165748U (en) 1986-05-06

Similar Documents

Publication Publication Date Title
JPS5954249A (en) Semiconductor device
JP2936833B2 (en) Surface mounting tyep electronic component
JPH0249730Y2 (en)
JPS6227544B2 (en)
JPH05226803A (en) Mounting circuit board
JPH09162203A (en) Integrated circuit device
JPH0231836Y2 (en)
JPH0632419B2 (en) Hybrid integrated circuit device
JPH0745992Y2 (en) Grounding structure between electronic parts and shield case
JPS6038292Y2 (en) Printed board
JP2543858Y2 (en) Printed board
JPH06163810A (en) Lead block for surface packaging hybrid ic
JPH0451484Y2 (en)
JP2503565Y2 (en) Printed circuit board component mounting structure
JPS5843803Y2 (en) Printed wiring board support device
JPS6011646Y2 (en) flat package
JP2554012Y2 (en) Circuit board for surface mounting
JPH0515728Y2 (en)
JP2505041Y2 (en) Electronics
JPH0236319Y2 (en)
JPH10284828A (en) Method for packaging hybrid integrated circuit device
JPS6127181Y2 (en)
JPH09135070A (en) Printed-board
JPH0469834B2 (en)
JPH07211994A (en) Surface-mounting hybrid ic