JPH0249019B2 - - Google Patents
Info
- Publication number
- JPH0249019B2 JPH0249019B2 JP57013004A JP1300482A JPH0249019B2 JP H0249019 B2 JPH0249019 B2 JP H0249019B2 JP 57013004 A JP57013004 A JP 57013004A JP 1300482 A JP1300482 A JP 1300482A JP H0249019 B2 JPH0249019 B2 JP H0249019B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- region
- layer
- silicon dioxide
- element formation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W10/011—
-
- H10W10/10—
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57013004A JPS58131748A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57013004A JPS58131748A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58131748A JPS58131748A (ja) | 1983-08-05 |
| JPH0249019B2 true JPH0249019B2 (enExample) | 1990-10-26 |
Family
ID=11821026
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57013004A Granted JPS58131748A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58131748A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5010034A (en) * | 1989-03-07 | 1991-04-23 | National Semiconductor Corporation | CMOS and bipolar fabrication process using selective epitaxial growth scalable to below 0.5 micron |
| FR2774509B1 (fr) * | 1998-01-30 | 2001-11-16 | Sgs Thomson Microelectronics | Procede de depot d'une region de silicium monocristallin |
| US6143073A (en) * | 1998-11-19 | 2000-11-07 | Heraeus Shin-Etsu America | Methods and apparatus for minimizing white point defects in quartz glass crucibles |
| JP2002026274A (ja) | 2000-05-01 | 2002-01-25 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
-
1982
- 1982-01-29 JP JP57013004A patent/JPS58131748A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58131748A (ja) | 1983-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4749441A (en) | Semiconductor mushroom structure fabrication | |
| US4686758A (en) | Three-dimensional CMOS using selective epitaxial growth | |
| US4717681A (en) | Method of making a heterojunction bipolar transistor with SIPOS | |
| US5283456A (en) | Vertical gate transistor with low temperature epitaxial channel | |
| EP0227085A2 (en) | A method of manufacturing IGFETs having minimal junction depth using epitaxial recrystallization | |
| JPH0582439A (ja) | 絶縁層の上に成長層を有する半導体装置の製造方法およびmos半導体装置 | |
| US4808546A (en) | SOI process for forming a thin film transistor using solid phase epitaxy | |
| US4992846A (en) | Polycrystalline silicon active layer for good carrier mobility | |
| US6150221A (en) | Semiconductor device and method for manufacturing same | |
| US5106768A (en) | Method for the manufacture of CMOS FET by P+ maskless technique | |
| US4716128A (en) | Method of fabricating silicon-on-insulator like devices | |
| JPS61177770A (ja) | 相補領域を有する半導体装置の製造方法 | |
| JP2633873B2 (ja) | 半導体BiCMOS装置の製造方法 | |
| JPH0249019B2 (enExample) | ||
| EP0233791A2 (en) | Insulated gate field effect transistor and method of manufacture thereof | |
| JPH0324069B2 (enExample) | ||
| JP2869653B2 (ja) | 半導体装置およびその製造方法 | |
| JPH0113210B2 (enExample) | ||
| JPS6094778A (ja) | 電界効果トランジスタおよびその製造方法 | |
| JPH0362015B2 (enExample) | ||
| KR930001558B1 (ko) | 바이폴라 트렌지스터의 제조방법. | |
| JPS59138377A (ja) | Misトランジスタ及びその製造方法 | |
| JPH0621077A (ja) | 半導体装置およびその製造方法 | |
| JPH10177956A (ja) | 半導体の製造方法及び半導体装置 | |
| JPS6074664A (ja) | 相補型mos半導体装置の製造方法 |