JPH0236011B2 - - Google Patents

Info

Publication number
JPH0236011B2
JPH0236011B2 JP59267919A JP26791984A JPH0236011B2 JP H0236011 B2 JPH0236011 B2 JP H0236011B2 JP 59267919 A JP59267919 A JP 59267919A JP 26791984 A JP26791984 A JP 26791984A JP H0236011 B2 JPH0236011 B2 JP H0236011B2
Authority
JP
Japan
Prior art keywords
key
partial
storage key
storage
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59267919A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61165155A (ja
Inventor
Kunio Nakabayashi
Takashi Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59267919A priority Critical patent/JPS61165155A/ja
Publication of JPS61165155A publication Critical patent/JPS61165155A/ja
Publication of JPH0236011B2 publication Critical patent/JPH0236011B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
JP59267919A 1984-12-19 1984-12-19 記憶キ−アクセス制御方式 Granted JPS61165155A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59267919A JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59267919A JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS61165155A JPS61165155A (ja) 1986-07-25
JPH0236011B2 true JPH0236011B2 (en, 2012) 1990-08-15

Family

ID=17451438

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59267919A Granted JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS61165155A (en, 2012)

Also Published As

Publication number Publication date
JPS61165155A (ja) 1986-07-25

Similar Documents

Publication Publication Date Title
US4912631A (en) Burst mode cache with wrap-around fill
EP1012734B1 (en) Address translation in computer bus bridge devices
JPH0619760B2 (ja) 情報処理装置
JPH01269142A (ja) 計算機システム
JP2591502B2 (ja) 情報処理システムおよびそのバス調停方式
EP0587370A1 (en) Method and apparatus for software sharing between multiple controllers
JPS593774A (ja) アクセス処理方式
JP2587586B2 (ja) データ転送方法
JPH0236011B2 (en, 2012)
JPS61165170A (ja) バス制御方式
JPS61114362A (ja) 共有メモリアクセス制御方式
JP2581144B2 (ja) バス制御装置
KR940008484B1 (ko) 하이파이 버스를 채용한 다중처리기 시스템의 데이타 응답시간 최소화 방법
JPS63259746A (ja) バンクメモリ間のデ−タ転送方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPH0322053A (ja) ムーブ・イン・バッファ制御方式
JPH03252848A (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JPH039453A (ja) データ転送制御装置
JPH0580698B2 (en, 2012)
JPS5818761A (ja) 記憶制御方式
JPH0570867B2 (en, 2012)
JPH02188856A (ja) メモリアクセス回路
JPS6341973A (ja) マルチプロセツサシステム
JPH0193855A (ja) 情報処理装置におけるメモリ制御方式
JPH03167653A (ja) マルチｃｐｕシステム