JPH0233212B2 - - Google Patents
Info
- Publication number
- JPH0233212B2 JPH0233212B2 JP58202353A JP20235383A JPH0233212B2 JP H0233212 B2 JPH0233212 B2 JP H0233212B2 JP 58202353 A JP58202353 A JP 58202353A JP 20235383 A JP20235383 A JP 20235383A JP H0233212 B2 JPH0233212 B2 JP H0233212B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- exclusive
- signal
- output
- mth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58202353A JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58202353A JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6094537A JPS6094537A (ja) | 1985-05-27 |
| JPH0233212B2 true JPH0233212B2 (pm) | 1990-07-26 |
Family
ID=16456110
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58202353A Granted JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6094537A (pm) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04185021A (ja) * | 1990-11-20 | 1992-07-01 | Fujitsu Ltd | 論理素子による信号の逓倍化方式 |
| JP2706005B2 (ja) * | 1991-07-12 | 1998-01-28 | 三菱電機株式会社 | 並直列/直並列変換装置 |
| DE19652003C1 (de) * | 1996-12-13 | 1997-10-09 | Siemens Ag | Parallel/Seriell-Wandler |
| US6452591B1 (en) * | 1999-08-09 | 2002-09-17 | Ati International Srl | Method and apparatus for a data transmitter |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58146129A (ja) * | 1982-02-24 | 1983-08-31 | Usac Electronics Ind Co Ltd | 並列・直列変換回路 |
-
1983
- 1983-10-28 JP JP58202353A patent/JPS6094537A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6094537A (ja) | 1985-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5847590A (en) | Delay device and delay time measurement device using a ring oscillator | |
| KR20030011697A (ko) | 탑재되는 메모리 장치들의 수에 제한없는 레지스터 및이를 갖는 메모리 모듈 | |
| KR100265610B1 (ko) | 데이터 전송속도를 증가시킨 더블 데이터 레이트 싱크로너스 디램 | |
| JP3276852B2 (ja) | 符号変換回路 | |
| JPH0233212B2 (pm) | ||
| JPS62235680A (ja) | デイジタル信号処理装置 | |
| CN110166028A (zh) | 数字时钟倍频电路系统、数字时钟倍频信号生成方法 | |
| EP0527636B1 (en) | Counter circuit using Johnson-type counter and applied circuit including the same | |
| JP3705273B2 (ja) | クロック抽出回路およびクロック抽出方法 | |
| JP3669823B2 (ja) | シリアル・パラレル変換回路 | |
| JP3125556B2 (ja) | 多相クロック時間計測回路 | |
| JP3150492B2 (ja) | ディジタル積分回路装置 | |
| KR100353533B1 (ko) | 딜레이 락 루프 회로 | |
| JP3145988B2 (ja) | データs/p変換回路 | |
| CN119582813B (zh) | 一种分频电路 | |
| JP2565144B2 (ja) | 直並列変換器 | |
| JP3116679B2 (ja) | 並列直列変換方法及び並列直列変換回路 | |
| JP2731881B2 (ja) | マーク率設定回路 | |
| KR940004997Y1 (ko) | 디지틀 데이터 신호의 에러검출 장치 | |
| JPH0566049B2 (pm) | ||
| JP2000353939A (ja) | クロック信号同期式フリップフロップ回路 | |
| JP2000011637A (ja) | Fifo型記憶装置 | |
| JPH0522121A (ja) | 分周器 | |
| JPH0822068B2 (ja) | ディジタル信号発生回路 | |
| JP3514020B2 (ja) | レート発生器 |