JPH022733U - - Google Patents
Info
- Publication number
- JPH022733U JPH022733U JP7802988U JP7802988U JPH022733U JP H022733 U JPH022733 U JP H022733U JP 7802988 U JP7802988 U JP 7802988U JP 7802988 U JP7802988 U JP 7802988U JP H022733 U JPH022733 U JP H022733U
- Authority
- JP
- Japan
- Prior art keywords
- data bus
- bus
- signal
- flop
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Information Transfer Systems (AREA)
Description
第1図は本考案の一実施例の構成を示した図、
第2図は第1図の装置のブロツク図である。
1……データバス、2……ナンドゲート、3…
…リセツトボタン、4……第1のフリツプ・フロ
ツプ、5……第2のフリツプ・フロツプ、6……
アービタ、9……デイレイライン。
FIG. 1 is a diagram showing the configuration of an embodiment of the present invention.
FIG. 2 is a block diagram of the apparatus of FIG. 1. 1...Data bus, 2...Nand gate, 3...
...Reset button, 4...First flip-flop, 5...Second flip-flop, 6...
Arbiter, 9...day line.
Claims (1)
るデータ処理装置において、 リセツト信号が発生すると、前記データバスの
バス権のリクエスト信号を発生する第1のフリツ
プ・フロツプと、 このリクエスト信号に応じて、データバスのア
ービタからバスグラント信号が与えられたところ
で、データバスに所定のパルス幅のリセツト信号
を与える第2のフリツプ・フロツプ、 を具備したデータ処理装置。[Claims for Utility Model Registration] In a data processing device consisting of a plurality of devices using a common data bus, when a reset signal is generated, a first flip-flop that generates a request signal for bus ownership of the data bus; , a second flip-flop that applies a reset signal of a predetermined pulse width to the data bus when a bus grant signal is applied from the data bus arbiter in response to the request signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7802988U JPH022733U (en) | 1988-06-13 | 1988-06-13 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7802988U JPH022733U (en) | 1988-06-13 | 1988-06-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH022733U true JPH022733U (en) | 1990-01-10 |
Family
ID=31302979
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7802988U Pending JPH022733U (en) | 1988-06-13 | 1988-06-13 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH022733U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0656107U (en) * | 1993-01-08 | 1994-08-05 | 佐藤道路株式会社 | Movable mixer for both carrier and vehicle |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62145411A (en) * | 1985-12-20 | 1987-06-29 | Fujitsu Ltd | System reset control system |
-
1988
- 1988-06-13 JP JP7802988U patent/JPH022733U/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62145411A (en) * | 1985-12-20 | 1987-06-29 | Fujitsu Ltd | System reset control system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0656107U (en) * | 1993-01-08 | 1994-08-05 | 佐藤道路株式会社 | Movable mixer for both carrier and vehicle |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH022733U (en) | ||
JPH03116449U (en) | ||
JPS6082349U (en) | Shared memory access control device | |
JPS62158550U (en) | ||
JPS61126347U (en) | ||
JPS6392963U (en) | ||
JPS63118659U (en) | ||
JPS63188754U (en) | ||
JPH0263115U (en) | ||
JPH0267446U (en) | ||
JPH0161754U (en) | ||
JPS6335151U (en) | ||
JPS5810092U (en) | Alarm circuit with clock day designation function | |
JPH0172733U (en) | ||
JPS61185148U (en) | ||
JPH02113899U (en) | ||
JPS5832543U (en) | shared storage | |
JPS60649U (en) | Multi-CPU system synchronization device | |
JPS5886840U (en) | handrail | |
JPH022705U (en) | ||
JPS5928704U (en) | numerical control device | |
JPH0350247U (en) | ||
JPH0455646U (en) | ||
JPS6312242U (en) | ||
JPS635542U (en) |