JPH0226787B2 - - Google Patents

Info

Publication number
JPH0226787B2
JPH0226787B2 JP6820982A JP6820982A JPH0226787B2 JP H0226787 B2 JPH0226787 B2 JP H0226787B2 JP 6820982 A JP6820982 A JP 6820982A JP 6820982 A JP6820982 A JP 6820982A JP H0226787 B2 JPH0226787 B2 JP H0226787B2
Authority
JP
Japan
Prior art keywords
brazing
ceramic substrate
plating
lead pin
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6820982A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58184749A (ja
Inventor
Hitoshi Tsuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tanaka Kikinzoku Kogyo KK
Original Assignee
Tanaka Kikinzoku Kogyo KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tanaka Kikinzoku Kogyo KK filed Critical Tanaka Kikinzoku Kogyo KK
Priority to JP6820982A priority Critical patent/JPS58184749A/ja
Publication of JPS58184749A publication Critical patent/JPS58184749A/ja
Publication of JPH0226787B2 publication Critical patent/JPH0226787B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/244Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • H05K3/3426Leaded components characterised by the leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP6820982A 1982-04-23 1982-04-23 半導体用リ−ドピンのろう付方法 Granted JPS58184749A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6820982A JPS58184749A (ja) 1982-04-23 1982-04-23 半導体用リ−ドピンのろう付方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6820982A JPS58184749A (ja) 1982-04-23 1982-04-23 半導体用リ−ドピンのろう付方法

Publications (2)

Publication Number Publication Date
JPS58184749A JPS58184749A (ja) 1983-10-28
JPH0226787B2 true JPH0226787B2 (de) 1990-06-12

Family

ID=13367172

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6820982A Granted JPS58184749A (ja) 1982-04-23 1982-04-23 半導体用リ−ドピンのろう付方法

Country Status (1)

Country Link
JP (1) JPS58184749A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10208635B4 (de) 2002-02-28 2010-09-16 Infineon Technologies Ag Diffusionslotstelle, Verbund aus zwei über eine Diffusionslotstelle verbundenen Teilen und Verfahren zur Herstellung der Diffusionslotstelle

Also Published As

Publication number Publication date
JPS58184749A (ja) 1983-10-28

Similar Documents

Publication Publication Date Title
US3986255A (en) Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein
US4005454A (en) Semiconductor device having a solderable contacting coating on its opposite surfaces
DE69018846T2 (de) Keramische Packung vom Halbleiteranordnungstyp und Verfahren zum Zusammensetzen derselben.
US6444562B1 (en) Nickel alloy films for reduced intermetallic formation in solder
JPH0528000B2 (de)
US3413711A (en) Method of making palladium copper contact for soldering
GB2137809A (en) A ceramic package for semiconductor devices
JP4130508B2 (ja) 半田接合方法及び電子装置の製造方法
JPS58107295A (ja) ろう合金
US4755631A (en) Apparatus for providing an electrical connection to a metallic pad situated on a brittle dielectric substrate
US4465223A (en) Process for brazing
USRE27934E (en) Circuit structure
JP3660798B2 (ja) 回路基板
JP3682758B2 (ja) 半導体装置及びその製造方法
JPS583962A (ja) 応力のないニツケル層を与える方法
EP0055368B1 (de) Hartlötverfahren
JP3475558B2 (ja) 半導体チップ接合用ボール及び半導体チップの接合方法
JPH0226787B2 (de)
Baldwin et al. Gallium alloy interconnects for flip-chip assembly applications
JP2003223945A (ja) Au−Ge系ろう材付リードピン
JPH0214787B2 (de)
JPS6256597A (ja) 電子部品のメツキ方法
US11978711B2 (en) Solder ball application for singular die
JPS60113449A (ja) 難加工性ろう材付リ−ドピンの製造方法
JPH0226786B2 (de)