JPH022179B2 - - Google Patents
Info
- Publication number
- JPH022179B2 JPH022179B2 JP59207964A JP20796484A JPH022179B2 JP H022179 B2 JPH022179 B2 JP H022179B2 JP 59207964 A JP59207964 A JP 59207964A JP 20796484 A JP20796484 A JP 20796484A JP H022179 B2 JPH022179 B2 JP H022179B2
- Authority
- JP
- Japan
- Prior art keywords
- program
- interrupt
- signal
- microprocessors
- program number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20796484A JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20796484A JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6186863A JPS6186863A (ja) | 1986-05-02 |
JPH022179B2 true JPH022179B2 (enrdf_load_html_response) | 1990-01-17 |
Family
ID=16548436
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20796484A Granted JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6186863A (enrdf_load_html_response) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5532118A (en) * | 1978-08-28 | 1980-03-06 | Fujitsu Ltd | Data processing system |
JPS57100551A (en) * | 1980-12-15 | 1982-06-22 | Toshiba Corp | Computer system |
JPS58169661A (ja) * | 1982-03-31 | 1983-10-06 | Fujitsu Ltd | デ−タ処理システム |
JPS5960673A (ja) * | 1982-09-30 | 1984-04-06 | Toshiba Corp | 電子計算機システム |
-
1984
- 1984-10-05 JP JP20796484A patent/JPS6186863A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6186863A (ja) | 1986-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5841538B2 (ja) | マルチプロセツサシステム ノ ユウセンセイギヨホウシキ | |
JPH01150963A (ja) | 計算機におけるipl方法 | |
JPH0530112A (ja) | デイジタル信号処理システムの制御方法 | |
JPH0282343A (ja) | マルチプロセッサシステムの割込処理方式 | |
JPH022179B2 (enrdf_load_html_response) | ||
EP0376003A2 (en) | Multiprocessing system with interprocessor communications facility | |
JPH0140368B2 (enrdf_load_html_response) | ||
JP2003196251A (ja) | マルチcpuシステム | |
JP2643116B2 (ja) | 主記憶制御装置 | |
JPH0147818B2 (enrdf_load_html_response) | ||
JPS6159565A (ja) | マルチコンピユ−タシステムの割込入力装置 | |
JPS63298638A (ja) | デ−タ処理装置 | |
JPS5942331B2 (ja) | プロセツサソウチノセイギヨホウシキ | |
JPH02114362A (ja) | 並列演算装置 | |
JPS62245472A (ja) | 複合コンピユ−タシステム | |
JPH0690711B2 (ja) | メモリアクセス制御方式 | |
JPH0784933A (ja) | 入出力制御ボード | |
JPS62229350A (ja) | 指令伝達制御方式 | |
EP0476262A2 (en) | Error handling in a VLSI central processor unit employing a pipelined address and execution module | |
JPH0535456B2 (enrdf_load_html_response) | ||
JPS6232561A (ja) | マルチプロセツサシステムの制御方式 | |
JPS602705B2 (ja) | オプシヨン接続方式 | |
JPH03191459A (ja) | 割り込み応答処理装置 | |
JPH0199161A (ja) | 割込制御方式 | |
JPS61208160A (ja) | コモン・バスによるデユアル・プロセツサ・システム |