JPH0221618B2 - - Google Patents
Info
- Publication number
- JPH0221618B2 JPH0221618B2 JP58132700A JP13270083A JPH0221618B2 JP H0221618 B2 JPH0221618 B2 JP H0221618B2 JP 58132700 A JP58132700 A JP 58132700A JP 13270083 A JP13270083 A JP 13270083A JP H0221618 B2 JPH0221618 B2 JP H0221618B2
- Authority
- JP
- Japan
- Prior art keywords
- storage device
- tracer
- initial state
- signal
- main body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000700 radioactive tracer Substances 0.000 claims description 19
- 230000006870 function Effects 0.000 claims description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/348—Circuit details, i.e. tracer hardware
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58132700A JPS6027049A (ja) | 1983-07-22 | 1983-07-22 | 記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58132700A JPS6027049A (ja) | 1983-07-22 | 1983-07-22 | 記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6027049A JPS6027049A (ja) | 1985-02-12 |
JPH0221618B2 true JPH0221618B2 (zh) | 1990-05-15 |
Family
ID=15087505
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58132700A Granted JPS6027049A (ja) | 1983-07-22 | 1983-07-22 | 記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6027049A (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0417992A (ja) * | 1990-05-12 | 1992-01-22 | Sumitomo Electric Ind Ltd | パワーダンパー |
-
1983
- 1983-07-22 JP JP58132700A patent/JPS6027049A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0417992A (ja) * | 1990-05-12 | 1992-01-22 | Sumitomo Electric Ind Ltd | パワーダンパー |
Also Published As
Publication number | Publication date |
---|---|
JPS6027049A (ja) | 1985-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57141760A (en) | Semiconductor information processor | |
JPH0221618B2 (zh) | ||
JPS57130150A (en) | Register control system | |
KR100322547B1 (ko) | 디에스피프로그램다운로드방법및그장치 | |
JPS626270B2 (zh) | ||
JPS59111533A (ja) | デジタルデ−タ演算回路 | |
JPS6230662B2 (zh) | ||
JPH0120514B2 (zh) | ||
JPH05197596A (ja) | トレーサ | |
JPS63129432A (ja) | プログラム・アドレス・トレ−ス装置 | |
JPH04312135A (ja) | トレース回路 | |
JPS6027048A (ja) | 記憶装置 | |
JPS57162026A (en) | Data file controlling system | |
JPH0326416B2 (zh) | ||
JPS60184144U (ja) | マイクロコンピユ−タ装置 | |
JPH0250740A (ja) | アドレストレーサ | |
JPS55146551A (en) | Information processing unit | |
JPH0320837B2 (zh) | ||
JPH0351009B2 (zh) | ||
JPS62130436A (ja) | トレ−ス制御装置 | |
JPS62167674A (ja) | フロツピ−デイスクシステム | |
JPS6121541A (ja) | 記憶回路 | |
JPS63298452A (ja) | トレ−サ回路 | |
JPS59138961U (ja) | トレ−ス・メモリ制御回路 | |
JPH03250224A (ja) | エラー検出条件生成回路 |