JPH0220024B2 - - Google Patents

Info

Publication number
JPH0220024B2
JPH0220024B2 JP58052969A JP5296983A JPH0220024B2 JP H0220024 B2 JPH0220024 B2 JP H0220024B2 JP 58052969 A JP58052969 A JP 58052969A JP 5296983 A JP5296983 A JP 5296983A JP H0220024 B2 JPH0220024 B2 JP H0220024B2
Authority
JP
Japan
Prior art keywords
synchronization
data
bytes
synchronization code
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58052969A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59178039A (ja
Inventor
Junichi Sato
Takao Sakata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58052969A priority Critical patent/JPS59178039A/ja
Publication of JPS59178039A publication Critical patent/JPS59178039A/ja
Publication of JPH0220024B2 publication Critical patent/JPH0220024B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
    • H04J3/242—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially the frames being of variable length

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58052969A 1983-03-29 1983-03-29 デ−タ伝送方式 Granted JPS59178039A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58052969A JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58052969A JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS59178039A JPS59178039A (ja) 1984-10-09
JPH0220024B2 true JPH0220024B2 (enrdf_load_stackoverflow) 1990-05-07

Family

ID=12929713

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58052969A Granted JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS59178039A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5668042A (en) * 1979-11-07 1981-06-08 Toshiba Corp Data transmission system

Also Published As

Publication number Publication date
JPS59178039A (ja) 1984-10-09

Similar Documents

Publication Publication Date Title
JP2732759B2 (ja) フレーム同期制御方式
EP0443376B1 (en) Frame synchronization circuit
US4920535A (en) Demultiplexer system
EP0411014B1 (en) High speed digital signal framer-demultiplexer
US5163092A (en) Parallel scrambler used in sonet data transmission
US5202904A (en) Pulse stuffing apparatus and method
EP0430050A2 (en) Asynchronous priority select logic
RU2154906C1 (ru) Способ приема и передачи информации оптическим сигналом и устройство для его осуществления
US5113417A (en) Frame detection system
JPH0220024B2 (enrdf_load_stackoverflow)
JPH0561828B2 (enrdf_load_stackoverflow)
JP3038866B2 (ja) データ伝送方式
JPS585543B2 (ja) フレ−ム同期装置
JP2710525B2 (ja) ジッタ抑制回路
JP3412927B2 (ja) フレーム同期回路
JP3487701B2 (ja) フレームカウンタ
JPH0818549A (ja) マルチフレーム同期保護回路
JP2748912B2 (ja) フレーム同期回路
JPH03235441A (ja) セル同期回路
JPS6316934B2 (enrdf_load_stackoverflow)
JPS6085640A (ja) フレ−ム同期回路
JP2632901B2 (ja) 通信インタフェース方式
JPS6248826A (ja) フレ−ム同期方式
JPH09307540A (ja) マルチフレーム同期方法
JPH0149067B2 (enrdf_load_stackoverflow)