JPH0217932B2 - - Google Patents
Info
- Publication number
- JPH0217932B2 JPH0217932B2 JP59165229A JP16522984A JPH0217932B2 JP H0217932 B2 JPH0217932 B2 JP H0217932B2 JP 59165229 A JP59165229 A JP 59165229A JP 16522984 A JP16522984 A JP 16522984A JP H0217932 B2 JPH0217932 B2 JP H0217932B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- gate
- metal
- gaas
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/80—FETs having rectifying junction gate electrodes
Landscapes
- Junction Field-Effect Transistors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59165229A JPS6142966A (ja) | 1984-08-07 | 1984-08-07 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59165229A JPS6142966A (ja) | 1984-08-07 | 1984-08-07 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6142966A JPS6142966A (ja) | 1986-03-01 |
JPH0217932B2 true JPH0217932B2 (cs) | 1990-04-24 |
Family
ID=15808309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59165229A Granted JPS6142966A (ja) | 1984-08-07 | 1984-08-07 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6142966A (cs) |
-
1984
- 1984-08-07 JP JP59165229A patent/JPS6142966A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6142966A (ja) | 1986-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4711858A (en) | Method of fabricating a self-aligned metal-semiconductor FET having an insulator spacer | |
JPH0354464B2 (cs) | ||
JPS59229876A (ja) | シヨツトキ−ゲ−ト型電界効果トランジスタの製造方法 | |
KR900005560B1 (ko) | 반도체장치 및 그 제조방법 | |
JPH0217932B2 (cs) | ||
JPH0260222B2 (cs) | ||
JPS6160591B2 (cs) | ||
JPS60165764A (ja) | 化合物半導体装置の製造方法 | |
EP0220605B1 (en) | Method of making self-aligned gaas digital integrated circuits | |
JPH0213929B2 (cs) | ||
JPH035658B2 (cs) | ||
JPS63136575A (ja) | シヨツトキゲ−ト電界効果トランジスタ、およびその製造方法 | |
JPH0354851B2 (cs) | ||
JP4186267B2 (ja) | 化合物半導体装置の製造方法 | |
JPH0758717B2 (ja) | 電界効果トランジスタの製造方法 | |
JPS62156877A (ja) | シヨツトキ−ゲ−ト電界効果トランジスタおよびその製造方法 | |
JPS6260268A (ja) | 電界効果トランジスタの製造方法 | |
JPS6218071A (ja) | 半導体素子の製造方法 | |
JPS6258154B2 (cs) | ||
JPH033932B2 (cs) | ||
JPH0574814A (ja) | シヨツトキ・ゲート形電界効果トランジスタの製造方法 | |
JPS6196771A (ja) | 半導体装置の製造方法 | |
JPS61142776A (ja) | 半導体装置の製造方法 | |
JPH0770544B2 (ja) | 半導体装置の製造方法 | |
JPS59193070A (ja) | シヨツトキゲ−ト電界効果トランジスタの製造方法 |