JPH0215321Y2 - - Google Patents
Info
- Publication number
- JPH0215321Y2 JPH0215321Y2 JP1982116344U JP11634482U JPH0215321Y2 JP H0215321 Y2 JPH0215321 Y2 JP H0215321Y2 JP 1982116344 U JP1982116344 U JP 1982116344U JP 11634482 U JP11634482 U JP 11634482U JP H0215321 Y2 JPH0215321 Y2 JP H0215321Y2
- Authority
- JP
- Japan
- Prior art keywords
- bumps
- bump
- mounting board
- element substrate
- mounting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W72/07227—
-
- H10W72/07251—
-
- H10W72/20—
-
- H10W72/331—
-
- H10W72/332—
-
- H10W72/856—
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982116344U JPS5920633U (ja) | 1982-07-30 | 1982-07-30 | バンプ接合型半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982116344U JPS5920633U (ja) | 1982-07-30 | 1982-07-30 | バンプ接合型半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5920633U JPS5920633U (ja) | 1984-02-08 |
| JPH0215321Y2 true JPH0215321Y2 (esLanguage) | 1990-04-25 |
Family
ID=30268230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1982116344U Granted JPS5920633U (ja) | 1982-07-30 | 1982-07-30 | バンプ接合型半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5920633U (esLanguage) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0312217A1 (en) * | 1987-09-30 | 1989-04-19 | AT&T Corp. | Integrated circuit chip assembly |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4895774A (esLanguage) * | 1972-03-17 | 1973-12-07 | ||
| JPS51147255A (en) * | 1975-06-13 | 1976-12-17 | Hitachi Ltd | Semiconductor device |
-
1982
- 1982-07-30 JP JP1982116344U patent/JPS5920633U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5920633U (ja) | 1984-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6569764B1 (en) | Method of manufacturing a semiconductor package by attaching a lead frame to a semiconductor chip via projecting electrodes and an insulating sheet of resin material | |
| US20030085460A1 (en) | Integrated circuits and methods for their fabrication | |
| US20060192294A1 (en) | Chip scale package having flip chip interconnect on die paddle | |
| JPH0897217A (ja) | 半導体装置及びその製造方法 | |
| US6277670B1 (en) | Semiconductor chip package and fabrication method thereof | |
| US5306664A (en) | Semiconductor device, method of forming bump electrode of a semiconductor device, method of packaging a semiconductor device, chip carrier tape, display device and electronic printing device incorporating the semiconductor device | |
| JPS61274333A (ja) | 半導体装置 | |
| JPH0215321Y2 (esLanguage) | ||
| TW419756B (en) | Process for producing BGA type semiconductor device, TAB tape for BGA type semiconductor device, and BGA type semiconductor device | |
| KR100533847B1 (ko) | 캐리어 테이프를 이용한 적층형 플립 칩 패키지 | |
| US6424049B1 (en) | Semiconductor device having chip-on-chip structure and semiconductor chip used therefor | |
| US6426554B1 (en) | Semiconductor device | |
| JP2928822B2 (ja) | 半導体装置およびその接続方法 | |
| JP3670371B2 (ja) | 半導体装置およびその製造方法 | |
| JP4148593B2 (ja) | 半導体装置の製造方法 | |
| JPH0547836A (ja) | 半導体装置の実装構造 | |
| JPH1032284A (ja) | 半導体装置 | |
| JP4006900B2 (ja) | 基板及びその接続構造並びに基板の製造方法 | |
| JP3550946B2 (ja) | Tab型半導体装置 | |
| JP3349465B2 (ja) | 半導体装置 | |
| JP3883612B2 (ja) | 半導体装置 | |
| JPH05251513A (ja) | 半導体装置 | |
| JPH09219463A (ja) | 半導体装置 | |
| JP2536439B2 (ja) | 半導体装置用リ―ドフレ―ム及びこれを用いた樹脂封止型半導体装置 | |
| JPH05144816A (ja) | フエイスダウンボンデイング方法 |