JPH02118871U - - Google Patents
Info
- Publication number
- JPH02118871U JPH02118871U JP2727689U JP2727689U JPH02118871U JP H02118871 U JPH02118871 U JP H02118871U JP 2727689 U JP2727689 U JP 2727689U JP 2727689 U JP2727689 U JP 2727689U JP H02118871 U JPH02118871 U JP H02118871U
- Authority
- JP
- Japan
- Prior art keywords
- digital
- signal
- output
- sin
- cos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Gyroscopes (AREA)
Description
第1図は本考案に係る温度補償式デモジユレー
タの一実施例の機能ブロツク図、第2図は従来の
技術を説明するブロツク図、第3図は第2図のア
ナログスイツチS1,S2の出力を説明する波形
図である。
1a,1b……モジユレーシヨン入力信号、2
a,2b……前段フイルタ、3a,3b……回転
基準信号、4……A/D変換器、5……cos又
はsin発生手段、6……デジタルシグナルプロ
セツサ、621,622……乗算手段、631,
632……デジタルフイルタ、7……制御処理装
置、9……較正データ部。
Fig. 1 is a functional block diagram of an embodiment of the temperature compensated demodulator according to the present invention, Fig. 2 is a block diagram explaining the conventional technology, and Fig. 3 shows the outputs of analog switches S1 and S2 in Fig. 2. FIG. 3 is a waveform diagram for explanation. 1a, 1b...modulation input signal, 2
a, 2b...previous stage filter, 3a, 3b...rotation reference signal, 4...A/D converter, 5...cos or sin generation means, 6...digital signal processor, 621, 622...multiplication means ,631,
632... Digital filter, 7... Control processing device, 9... Calibration data section.
Claims (1)
ヨン入力信号及び温度情報をアナログ・デジタル
変換するA/D変換器と、 前記A/D変換器からの温度情報によりデジタ
ル形式の較正データを得るデータ較正部と、 搬送波と同一周期の基準信号に位相同期するデ
ジタル位相同期回路と、 前記位相同期回路の出力と前記較正データ部出
力とにより温度補正されたcos又はsin信号
のデジタル信号を生成するcos又はsin発生
手段と、 前記A/D変換器からのモジユレーシヨン入力
信号のデジタル変換信号とcos又はsin発生
手段からのデジタルcos又はsin信号との乗
算を行うデジタル乗算手段と、 前記デジタル乗算手段からの乗算出力の低周波成
分を通過するデジタルフイルタと、 デジタルフイルタの出力を前記データ構成部か
らの較正データにより較正する手段とからなるこ
とを特徴とする温度補償式デモジユレータ。[Claims for Utility Model Registration] An A/D converter that converts a modulation input signal whose phase has been changed with respect to a carrier wave and temperature information from analog to digital; and converting the temperature information from the A/D converter into digital format. a data calibration section that obtains calibration data; a digital phase synchronization circuit that performs phase synchronization with a reference signal having the same period as a carrier wave; and a digital cosine or sin signal that is temperature-corrected by the output of the phase synchronization circuit and the output of the calibration data section. cos or sin generation means for generating a signal; digital multiplication means for multiplying the digital conversion signal of the modulation input signal from the A/D converter by the digital cos or sin signal from the cos or sin generation means; A temperature-compensated demodulator comprising: a digital filter that passes a low frequency component of the multiplication output from the digital multiplication means; and means for calibrating the output of the digital filter using calibration data from the data configuration section.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989027276U JPH0736286Y2 (en) | 1989-03-13 | 1989-03-13 | Temperature compensated demodulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989027276U JPH0736286Y2 (en) | 1989-03-13 | 1989-03-13 | Temperature compensated demodulator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02118871U true JPH02118871U (en) | 1990-09-25 |
JPH0736286Y2 JPH0736286Y2 (en) | 1995-08-16 |
Family
ID=31249629
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989027276U Expired - Lifetime JPH0736286Y2 (en) | 1989-03-13 | 1989-03-13 | Temperature compensated demodulator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0736286Y2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08289345A (en) * | 1995-04-11 | 1996-11-01 | Nec Shizuoka Ltd | Radio selective call receiver |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61273005A (en) * | 1985-05-28 | 1986-12-03 | Fujitsu Ten Ltd | Amplitude modulation system receiver |
JPS62198708U (en) * | 1986-06-06 | 1987-12-17 |
-
1989
- 1989-03-13 JP JP1989027276U patent/JPH0736286Y2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61273005A (en) * | 1985-05-28 | 1986-12-03 | Fujitsu Ten Ltd | Amplitude modulation system receiver |
JPS62198708U (en) * | 1986-06-06 | 1987-12-17 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08289345A (en) * | 1995-04-11 | 1996-11-01 | Nec Shizuoka Ltd | Radio selective call receiver |
Also Published As
Publication number | Publication date |
---|---|
JPH0736286Y2 (en) | 1995-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH02118871U (en) | ||
EP0997809A3 (en) | Direct digital synthesizer | |
JPH0386490U (en) | ||
JPS6453911U (en) | ||
JPS6356430U (en) | ||
JPH01156470U (en) | ||
JPS6448616U (en) | ||
JPS6347626U (en) | ||
JPH0243618U (en) | ||
JPH033827U (en) | ||
JPS6448615U (en) | ||
JPH0485935U (en) | ||
JPH0312115U (en) | ||
JPH0295813U (en) | ||
JPH03105053U (en) | ||
JPH0415323U (en) | ||
JPH0158115U (en) | ||
JPS628731U (en) | ||
JPS6448617U (en) | ||
JPS6315043U (en) | ||
JPH0419836U (en) | ||
JPS6264104A (en) | Digital am modulator | |
JPS6142138U (en) | PCM signal demodulation circuit | |
JPH0448727U (en) | ||
JPH0270542U (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |