JPH0210579B2 - - Google Patents
Info
- Publication number
- JPH0210579B2 JPH0210579B2 JP59207188A JP20718884A JPH0210579B2 JP H0210579 B2 JPH0210579 B2 JP H0210579B2 JP 59207188 A JP59207188 A JP 59207188A JP 20718884 A JP20718884 A JP 20718884A JP H0210579 B2 JPH0210579 B2 JP H0210579B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- resin
- chip mounting
- fins
- mounting bed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 77
- 239000011347 resin Substances 0.000 claims description 18
- 229920005989 resin Polymers 0.000 claims description 18
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 238000005452 bending Methods 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims 1
- 230000017525 heat dissipation Effects 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 7
- 230000002950 deficient Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59207188A JPS6185846A (ja) | 1984-10-04 | 1984-10-04 | 樹脂封止型半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59207188A JPS6185846A (ja) | 1984-10-04 | 1984-10-04 | 樹脂封止型半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6185846A JPS6185846A (ja) | 1986-05-01 |
| JPH0210579B2 true JPH0210579B2 (enrdf_load_stackoverflow) | 1990-03-08 |
Family
ID=16535702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59207188A Granted JPS6185846A (ja) | 1984-10-04 | 1984-10-04 | 樹脂封止型半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6185846A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19639183A1 (de) * | 1996-09-24 | 1998-04-02 | Siemens Ag | Anschlußrahmen für ein mikroelektronisches Bauteil, Verfahren zu dessen Herstellung und den Anschlußrahmen umfassendes mikroelektronisches Bauteil |
-
1984
- 1984-10-04 JP JP59207188A patent/JPS6185846A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6185846A (ja) | 1986-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7781265B2 (en) | DFN semiconductor package having reduced electrical resistance | |
| US7321162B1 (en) | Semiconductor package having reduced thickness | |
| US6420779B1 (en) | Leadframe based chip scale package and method of producing the same | |
| US6157074A (en) | Lead frame adapted for variable sized devices, semiconductor package with such lead frame and method for using same | |
| US6566164B1 (en) | Exposed copper strap in a semiconductor package | |
| KR940007757Y1 (ko) | 반도체 패키지 | |
| US8575742B1 (en) | Semiconductor device with increased I/O leadframe including power bars | |
| US7847392B1 (en) | Semiconductor device including leadframe with increased I/O | |
| KR19980032479A (ko) | 표면 설치 to-220 패키지 및 그의 제조 공정 | |
| US7102208B1 (en) | Leadframe and semiconductor package with improved solder joint strength | |
| JP2905609B2 (ja) | 樹脂封止型半導体装置 | |
| US20060145312A1 (en) | Dual flat non-leaded semiconductor package | |
| JPH0567697A (ja) | 樹脂封止型半導体装置 | |
| JP2002076234A (ja) | 樹脂封止型半導体装置 | |
| JPH0210579B2 (enrdf_load_stackoverflow) | ||
| KR0148078B1 (ko) | 연장된 리드를 갖는 리드 온 칩용 리드프레임 | |
| US7951651B2 (en) | Dual flat non-leaded semiconductor package | |
| JP2001135767A (ja) | 半導体装置およびその製造方法 | |
| JP3920753B2 (ja) | 半導体装置及びそれを組み込んだ電子装置 | |
| KR19990086280A (ko) | 반도체 패키지 | |
| JPH0314229B2 (enrdf_load_stackoverflow) | ||
| JPH05259343A (ja) | 半導体モジュールの製造方法 | |
| JPS5986251A (ja) | 樹脂封止型半導体装置用リ−ドフレ−ム | |
| JPH11354673A (ja) | 半導体装置 | |
| JPH0350855A (ja) | 半導体装置 |