JPH0194444A - 実行レベル例外の検出装置 - Google Patents

実行レベル例外の検出装置

Info

Publication number
JPH0194444A
JPH0194444A JP62252755A JP25275587A JPH0194444A JP H0194444 A JPH0194444 A JP H0194444A JP 62252755 A JP62252755 A JP 62252755A JP 25275587 A JP25275587 A JP 25275587A JP H0194444 A JPH0194444 A JP H0194444A
Authority
JP
Japan
Prior art keywords
execution level
execution
level
register
exception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62252755A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0534698B2 (en:Method
Inventor
Hitoshi Yamahata
山畑　均
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62252755A priority Critical patent/JPH0194444A/ja
Publication of JPH0194444A publication Critical patent/JPH0194444A/ja
Publication of JPH0534698B2 publication Critical patent/JPH0534698B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP62252755A 1987-10-06 1987-10-06 実行レベル例外の検出装置 Granted JPH0194444A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62252755A JPH0194444A (ja) 1987-10-06 1987-10-06 実行レベル例外の検出装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62252755A JPH0194444A (ja) 1987-10-06 1987-10-06 実行レベル例外の検出装置

Publications (2)

Publication Number Publication Date
JPH0194444A true JPH0194444A (ja) 1989-04-13
JPH0534698B2 JPH0534698B2 (en:Method) 1993-05-24

Family

ID=17241836

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62252755A Granted JPH0194444A (ja) 1987-10-06 1987-10-06 実行レベル例外の検出装置

Country Status (1)

Country Link
JP (1) JPH0194444A (en:Method)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5040909U (en:Method) * 1973-08-13 1975-04-25
JPS533137A (en) * 1976-06-30 1978-01-12 Toshiba Corp Interruption control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5040909U (en:Method) * 1973-08-13 1975-04-25
JPS533137A (en) * 1976-06-30 1978-01-12 Toshiba Corp Interruption control system

Also Published As

Publication number Publication date
JPH0534698B2 (en:Method) 1993-05-24

Similar Documents

Publication Publication Date Title
US3984820A (en) Apparatus for changing the interrupt level of a process executing in a data processing system
US4020471A (en) Interrupt scan and processing system for a data processing system
JPH0430053B2 (en:Method)
US4383297A (en) Data processing system including internal register addressing arrangements
JPS63201855A (ja) メモリ保護違反検出装置
JPS63279328A (ja) 仮想計算機システムのゲスト実行制御方式
US6785883B1 (en) Software system for tracing data
US3618042A (en) Error detection and instruction reexecution device in a data-processing apparatus
JPH0194444A (ja) 実行レベル例外の検出装置
JPH0245838A (ja) プログラム実行状態監視方法
JPH059815B2 (en:Method)
WO1990005951A1 (en) Method of handling unintended software interrupt exceptions
TW482960B (en) Method for preventing process contradiction between each processors in a multi-processor computer
JPH0283749A (ja) マイクロプロセッサの内部割込み制御方式
JPH03240831A (ja) 割り込み処理方式
JP2023151592A (ja) 情報処理装置、及び情報処理装置の動作制御方法
JPH0258648B2 (en:Method)
JPH04364545A (ja) メモリダンプ方法
JPH059814B2 (en:Method)
JPH0432418B2 (en:Method)
JPH0336633A (ja) 仮想計算機の割り込み直接実行方式
JPS61267137A (ja) 割込み動作制御方式
JPS62120550A (ja) プログラムデバツグ方式
JP2002091826A (ja) 情報処理装置
JPS63155330A (ja) マイクロプログラム制御装置