JPH0181797U - - Google Patents
Info
- Publication number
- JPH0181797U JPH0181797U JP1987175343U JP17534387U JPH0181797U JP H0181797 U JPH0181797 U JP H0181797U JP 1987175343 U JP1987175343 U JP 1987175343U JP 17534387 U JP17534387 U JP 17534387U JP H0181797 U JPH0181797 U JP H0181797U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- logical value
- switching signal
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 6
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987175343U JPH0181797U (cs) | 1987-11-17 | 1987-11-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987175343U JPH0181797U (cs) | 1987-11-17 | 1987-11-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0181797U true JPH0181797U (cs) | 1989-05-31 |
Family
ID=31467137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987175343U Pending JPH0181797U (cs) | 1987-11-17 | 1987-11-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0181797U (cs) |
-
1987
- 1987-11-17 JP JP1987175343U patent/JPH0181797U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5867443A (en) | Shared bitline heterogeneous memory | |
KR910000388B1 (ko) | 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리장치 | |
US4788457A (en) | CMOS row decoder circuit for use in row and column addressing | |
EP0274378A3 (en) | Semiconductor memory device | |
JPH0158591B2 (cs) | ||
KR910014938A (ko) | 향상된 di/dt 제어가 가능한 집적회로 메모리 | |
JP2596180B2 (ja) | 半導体集積メモリ回路 | |
JPH0181797U (cs) | ||
JP2001023393A5 (cs) | ||
JP2663138B2 (ja) | 半導体集積回路装置 | |
US5034924A (en) | Static random access memory device with pull-down control circuit | |
KR19980035293A (ko) | 반도체 소자의 비트 라인 센스 앰프와 데이타 버스 라인 연결 방법 | |
US5012451A (en) | ROM circuit | |
JPS6180917A (ja) | 符号化回路 | |
JPH02244479A (ja) | 半導体メモリ装置 | |
KR960008856A (ko) | 용장회로를 갖는 반도체 기억장치 | |
JPH0787239B2 (ja) | メモリ | |
US4270189A (en) | Read only memory circuit | |
JPH0628880A (ja) | アドレスデコ−ダ | |
JPH0729378A (ja) | メモリおよびその制御回路 | |
JP2539593B2 (ja) | 半導体メモリ回路 | |
KR890004361Y1 (ko) | 디램(dram) 선택조절회로 | |
JPH034993B2 (cs) | ||
JPH0335752B2 (cs) | ||
JPH02185795A (ja) | 記憶装置 |