JPH0156415B2 - - Google Patents
Info
- Publication number
- JPH0156415B2 JPH0156415B2 JP60200847A JP20084785A JPH0156415B2 JP H0156415 B2 JPH0156415 B2 JP H0156415B2 JP 60200847 A JP60200847 A JP 60200847A JP 20084785 A JP20084785 A JP 20084785A JP H0156415 B2 JPH0156415 B2 JP H0156415B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- processor
- address
- signal
- common bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000006243 chemical reaction Methods 0.000 claims description 41
- 238000012545 processing Methods 0.000 claims description 31
- 230000007246 mechanism Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 11
- 238000013519 translation Methods 0.000 claims description 6
- 230000006870 function Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000000556 factor analysis Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60200847A JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60200847A JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6261149A JPS6261149A (ja) | 1987-03-17 |
JPH0156415B2 true JPH0156415B2 (ko) | 1989-11-30 |
Family
ID=16431205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60200847A Granted JPS6261149A (ja) | 1985-09-11 | 1985-09-11 | 割り込み制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6261149A (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2576899B2 (ja) * | 1989-04-26 | 1997-01-29 | セイコーエプソン株式会社 | 情報処理装置 |
-
1985
- 1985-09-11 JP JP60200847A patent/JPS6261149A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6261149A (ja) | 1987-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5608881A (en) | Microcomputer system for accessing hierarchical buses | |
US5794067A (en) | Digital signal processing device | |
EP0361176B1 (en) | Method and apparatus for communicating data between multiple tasks in data processing systems | |
JPH0650493B2 (ja) | データ処理装置 | |
AU603876B2 (en) | Multiple i/o bus virtual broadcast of programmed i/o instructions | |
JPH07104842B2 (ja) | 外部記憶装置の割込み制御方式 | |
US6026486A (en) | General purpose processor having a variable bitwidth | |
KR100194850B1 (ko) | 디지털 신호 처리 장치 | |
US4152763A (en) | Control system for central processing unit with plural execution units | |
US4837688A (en) | Multi-channel shared resource processor | |
JPS62115542A (ja) | 情報処理装置 | |
US6223196B1 (en) | Shared mac (multiply accumulate) system and method | |
US5642523A (en) | Microprocessor with variable size register windowing | |
US6502182B1 (en) | Digital signal processing device | |
JPH0156415B2 (ko) | ||
JP2618223B2 (ja) | シングルチツプマイクロコンピユータ | |
US4503498A (en) | Multiprocessor cratecontroller | |
JP2585905B2 (ja) | マルチタスク実行装置 | |
JPS6097440A (ja) | 仮想多重プロセツサ装置 | |
JPH10171770A (ja) | マルチプロセッサシステム | |
KR880001399B1 (ko) | 정보 처리 장치 | |
RU2101759C1 (ru) | Вычислительное устройство с чередующимся обслуживанием нескольких командных потоков | |
JP2643116B2 (ja) | 主記憶制御装置 | |
JPH1091439A (ja) | プロセッサ | |
KR930005843B1 (ko) | 다중 프로세서 시스템의 다수의 서브 프로세서 제어방법 |