JPH0155502B2 - - Google Patents
Info
- Publication number
- JPH0155502B2 JPH0155502B2 JP54139992A JP13999279A JPH0155502B2 JP H0155502 B2 JPH0155502 B2 JP H0155502B2 JP 54139992 A JP54139992 A JP 54139992A JP 13999279 A JP13999279 A JP 13999279A JP H0155502 B2 JPH0155502 B2 JP H0155502B2
- Authority
- JP
- Japan
- Prior art keywords
- local
- isl
- remote
- bus
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/404—Coupling between buses using bus bridges with address mapping
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US95638178A | 1978-10-31 | 1978-10-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5582342A JPS5582342A (en) | 1980-06-21 |
| JPH0155502B2 true JPH0155502B2 (enrdf_load_stackoverflow) | 1989-11-24 |
Family
ID=25498165
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13999279A Granted JPS5582342A (en) | 1978-10-31 | 1979-10-31 | Intersystem link logic device |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPS5582342A (enrdf_load_stackoverflow) |
| AU (1) | AU536784B2 (enrdf_load_stackoverflow) |
| BE (1) | BE879667A (enrdf_load_stackoverflow) |
| CA (1) | CA1147419A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NZ226733A (en) * | 1987-12-21 | 1990-05-28 | Honeywell Bull | Coupling incompatible cpu to data processing system |
| EP0321694B1 (en) * | 1987-12-21 | 1995-06-07 | Bull HN Information Systems Inc. | Method for a Data processing system using incompatible central processing unit/operating system combinations |
| CN117056149B (zh) * | 2023-10-08 | 2024-02-02 | 飞腾信息技术有限公司 | 一种内存测试方法、装置、计算设备及存储介质 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5152250A (ja) * | 1974-11-01 | 1976-05-08 | Hitachi Ltd | Basukanketsugosochi |
| FR2296221A1 (fr) * | 1974-12-27 | 1976-07-23 | Ibm France | Systeme de traitement du signal |
-
1979
- 1979-10-25 CA CA000338370A patent/CA1147419A/en not_active Expired
- 1979-10-26 BE BE0/197843A patent/BE879667A/fr not_active IP Right Cessation
- 1979-10-30 AU AU52322/79A patent/AU536784B2/en not_active Ceased
- 1979-10-31 JP JP13999279A patent/JPS5582342A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| BE879667A (fr) | 1980-02-15 |
| AU536784B2 (en) | 1984-05-24 |
| JPS5582342A (en) | 1980-06-21 |
| AU5232279A (en) | 1980-05-15 |
| CA1147419A (en) | 1983-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4231086A (en) | Multiple CPU control system | |
| US4384327A (en) | Intersystem cycle control logic | |
| US6233635B1 (en) | Diagnostic/control system using a multi-level I2C bus | |
| US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
| US4870566A (en) | Scannerless message concentrator and communications multiplexer | |
| JP2628079B2 (ja) | マルチプロセサシステムにおけるダイレクト・メモリ・アクセス制御装置 | |
| US4130865A (en) | Multiprocessor computer apparatus employing distributed communications paths and a passive task register | |
| US4384322A (en) | Asynchronous multi-communication bus sequence | |
| US4763249A (en) | Bus device for use in a computer system having a synchronous bus | |
| JPH04218861A (ja) | 多重クラスタ信号プロセッサ | |
| EP0139563B1 (en) | Control mechanism for multiprocessor system | |
| JPH0418340B2 (enrdf_load_stackoverflow) | ||
| US4234919A (en) | Intersystem communication link | |
| US4236209A (en) | Intersystem transaction identification logic | |
| JPH02500550A (ja) | マルチプロセッサコンピュータシステムにおいて多数のロックインジケータを管理する方法及び装置 | |
| JPH06266680A (ja) | バス間インターフェイスおよびバス間を接続する方法 | |
| JPS5922251B2 (ja) | 多数未完情報要求を与えるシステム | |
| US5255369A (en) | Multiprocessor system with reflective memory data transfer device | |
| JPH0442698B2 (enrdf_load_stackoverflow) | ||
| JPS5922250B2 (ja) | 多重取出しバス・サイクル操作を与えるシステム | |
| US4370708A (en) | Logic system for selectively reconfiguring an intersystem communication link | |
| US4521848A (en) | Intersystem fault detection and bus cycle completion logic system | |
| JPH0626336B2 (ja) | 制御リンク | |
| CA1303229C (en) | Bus adapter unit for digital data processing system | |
| US4433376A (en) | Intersystem translation logic system |