JPH0154733B2 - - Google Patents

Info

Publication number
JPH0154733B2
JPH0154733B2 JP55187802A JP18780280A JPH0154733B2 JP H0154733 B2 JPH0154733 B2 JP H0154733B2 JP 55187802 A JP55187802 A JP 55187802A JP 18780280 A JP18780280 A JP 18780280A JP H0154733 B2 JPH0154733 B2 JP H0154733B2
Authority
JP
Japan
Prior art keywords
status
input
status information
data
output device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55187802A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57111720A (en
Inventor
Toshiaki Ihi
Noboru Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55187802A priority Critical patent/JPS57111720A/ja
Publication of JPS57111720A publication Critical patent/JPS57111720A/ja
Publication of JPH0154733B2 publication Critical patent/JPH0154733B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP55187802A 1980-12-29 1980-12-29 System for data protection of data transfer control Granted JPS57111720A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55187802A JPS57111720A (en) 1980-12-29 1980-12-29 System for data protection of data transfer control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55187802A JPS57111720A (en) 1980-12-29 1980-12-29 System for data protection of data transfer control

Publications (2)

Publication Number Publication Date
JPS57111720A JPS57111720A (en) 1982-07-12
JPH0154733B2 true JPH0154733B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-11-21

Family

ID=16212485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55187802A Granted JPS57111720A (en) 1980-12-29 1980-12-29 System for data protection of data transfer control

Country Status (1)

Country Link
JP (1) JPS57111720A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140364A (ja) * 1987-11-27 1989-06-01 Fujitsu Ltd ワードデータ転送回路
JPH02128266A (ja) * 1988-11-09 1990-05-16 Ascii Corp 保護機能付レジスタ

Also Published As

Publication number Publication date
JPS57111720A (en) 1982-07-12

Similar Documents

Publication Publication Date Title
JPS5847050B2 (ja) 入出力割込みシステム
JPH045216B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5247636A (en) Digital processor clock circuit
US4729090A (en) DMA system employing plural bus request and grant signals for improving bus data transfer speed
JPH0154733B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6339188A (ja) フアイル入出力装置
JPS5936773B2 (ja) ロ−カルバ−スト転送制御方式
JP2543736B2 (ja) チャネル装置
JP2555580B2 (ja) 記憶装置制御方式
JPS581812B2 (ja) デ−タ処理システム
JPS6049350B2 (ja) デ−タバス制御方式
SU1116432A1 (ru) Микропрограммный процессор со средствами быстрого прерывани
JP2544015B2 (ja) マイクロプログラム処理装置
JPS6061859A (ja) マイクロコンピュ−タのデ−タ通信方式
JP2669028B2 (ja) コマンドレジスタ回路
SU1124275A1 (ru) Устройство микропроцессорной св зи
JPS6121725Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2595808B2 (ja) 分散処理用メモリ装置
JPH0244443A (ja) メモリアクセス方式
JP3146864B2 (ja) 単方向ループ型伝送回路
JPS5922145A (ja) 割込制御方式
JPS63271793A (ja) メモリ書込み方式
JPS63182764A (ja) 記憶装置制御方式
JPS6045459B2 (ja) メモリバンク制御方式
JPS6117012B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)