JPH0145979B2 - - Google Patents

Info

Publication number
JPH0145979B2
JPH0145979B2 JP58076951A JP7695183A JPH0145979B2 JP H0145979 B2 JPH0145979 B2 JP H0145979B2 JP 58076951 A JP58076951 A JP 58076951A JP 7695183 A JP7695183 A JP 7695183A JP H0145979 B2 JPH0145979 B2 JP H0145979B2
Authority
JP
Japan
Prior art keywords
lead frame
semiconductor device
semiconductor devices
characteristic
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58076951A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59202652A (ja
Inventor
Makoto Shimanuki
Takayoshi Shimomura
Mamoru Myamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP58076951A priority Critical patent/JPS59202652A/ja
Publication of JPS59202652A publication Critical patent/JPS59202652A/ja
Publication of JPH0145979B2 publication Critical patent/JPH0145979B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP58076951A 1983-04-30 1983-04-30 半導体装置の製造方法 Granted JPS59202652A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58076951A JPS59202652A (ja) 1983-04-30 1983-04-30 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58076951A JPS59202652A (ja) 1983-04-30 1983-04-30 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS59202652A JPS59202652A (ja) 1984-11-16
JPH0145979B2 true JPH0145979B2 (online.php) 1989-10-05

Family

ID=13620075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58076951A Granted JPS59202652A (ja) 1983-04-30 1983-04-30 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS59202652A (online.php)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02230760A (ja) * 1989-03-02 1990-09-13 Rohm Co Ltd 半導体部品の製造方法
JPH065759A (ja) * 1992-06-23 1994-01-14 Sharp Corp 半導体デバイスの製造方法
JP3862411B2 (ja) * 1998-05-12 2006-12-27 三菱電機株式会社 半導体装置の製造方法及びその構造
US20080265248A1 (en) * 2007-04-27 2008-10-30 Microchip Technology Incorporated Leadframe Configuration to Enable Strip Testing of SOT-23 Packages and the Like
DE102013217888B4 (de) * 2012-12-20 2024-07-04 Continental Automotive Technologies GmbH Elektronische Vorrichtung und Verfahren zur Herstellung einer elektronischen Vorrichtung
CN106926565B (zh) * 2017-03-30 2023-05-05 深圳市极而峰工业设备有限公司 Lcd立面导电银浆印刷装置

Also Published As

Publication number Publication date
JPS59202652A (ja) 1984-11-16

Similar Documents

Publication Publication Date Title
US4985988A (en) Method for assembling, testing, and packaging integrated circuits
US8372663B2 (en) Good chip classifying method on wafer, and chip quality judging method, marking mechanism, and manufacturing method of semiconductor device using the good chip classifying method
US4214364A (en) Hermetic and non-hermetic packaging of devices
US6392433B2 (en) Method and apparatus for testing semiconductor devices
US6830941B1 (en) Method and apparatus for identifying individual die during failure analysis
JPS59202652A (ja) 半導体装置の製造方法
US6777250B1 (en) Manufacture of wafer level semiconductor device with quality markings on the sealing resin
US10504801B2 (en) Method and apparatus for detecting and removing defective integrated circuit packages
CN112913005A (zh) 具有电气布线改进的半导体器件封装件及相关方法
US20080241999A1 (en) Semiconductor device and manufacturing method therefor
JPH09148387A (ja) 半導体製品の処理装置
JPS6124823B2 (online.php)
JP2713510B2 (ja) 電子部品の製造方法
JP2003273172A (ja) マーキング方法
JPH04340742A (ja) 不具合な半導体装置の識別方法
CA1120146A (en) Hermetic and non-hermetic packaging of devices
JP2908513B2 (ja) 可変容量素子の検査方法
JPH07107911B2 (ja) 半導体装置の検査方法
JP2002083784A (ja) 半導体装置の製造方法
JPH0832009A (ja) 半導体装置
JP2003078072A (ja) 半導体装置の製造方法
JPH03228345A (ja) 半導体素子チップ及びその素子チップの検査方法
JP2004055765A (ja) Ｉｃパッケージの製造方法およびリードフレーム
JPH02162748A (ja) 半導体装置の製造方法
JPH01215053A (ja) リードフレームおよびそれを用いた半導体装置の製造方法