JPH0137017B2 - - Google Patents
Info
- Publication number
- JPH0137017B2 JPH0137017B2 JP58115210A JP11521083A JPH0137017B2 JP H0137017 B2 JPH0137017 B2 JP H0137017B2 JP 58115210 A JP58115210 A JP 58115210A JP 11521083 A JP11521083 A JP 11521083A JP H0137017 B2 JPH0137017 B2 JP H0137017B2
- Authority
- JP
- Japan
- Prior art keywords
- synchronization
- signal
- mismatch
- transmission line
- preset value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 13
- 238000001514 detection method Methods 0.000 description 13
- 238000004891 communication Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 3
- 238000009434 installation Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115210A JPS609241A (ja) | 1983-06-28 | 1983-06-28 | フレーム同期方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115210A JPS609241A (ja) | 1983-06-28 | 1983-06-28 | フレーム同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS609241A JPS609241A (ja) | 1985-01-18 |
JPH0137017B2 true JPH0137017B2 (zh) | 1989-08-03 |
Family
ID=14657084
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58115210A Granted JPS609241A (ja) | 1983-06-28 | 1983-06-28 | フレーム同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS609241A (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62147831A (ja) * | 1985-12-23 | 1987-07-01 | Nec Home Electronics Ltd | 同期保護回路 |
FR2617656B1 (fr) * | 1987-06-30 | 1989-10-20 | Thomson Csf | Procede et dispositif pour l'acquisition de bits de synchronisation dans des systemes de transmission de donnees |
JPH01228337A (ja) * | 1988-03-09 | 1989-09-12 | Matsushita Electric Ind Co Ltd | フレーム同期保護回路 |
JPH07112189B2 (ja) * | 1989-12-07 | 1995-11-29 | 日本電気株式会社 | 信号検出方式 |
-
1983
- 1983-06-28 JP JP58115210A patent/JPS609241A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS609241A (ja) | 1985-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5455536A (en) | Demodulator circuit and demodulating method employing bit error rate monitor | |
US5134632A (en) | Decoding binary-coded transmissions | |
US4718074A (en) | Dejitterizer method and apparatus | |
US4080589A (en) | Error density detector | |
US4667333A (en) | Automatic clock recovery circuit | |
US4247936A (en) | Digital communications system with automatic frame synchronization and detector circuitry | |
US4158193A (en) | Data transmission test set with synchronization detector | |
US4617678A (en) | Apparatus for detecting and recovering binary data from an input signal | |
JPH0137017B2 (zh) | ||
US4203003A (en) | Frame search control for digital transmission system | |
AU705196B2 (en) | Demodulator control system and a receiver capable of quickly acquiring a desired carrier wave | |
CA2052811C (en) | Framing bit sequence detection in digital data communication systems | |
CA2192100C (en) | Detection of a low level marshalling sequence | |
JPH06141056A (ja) | エラー付加回路 | |
JPH03239081A (ja) | 文字放送信号のスライス信号制御回路 | |
JPS6324580B2 (zh) | ||
JPH04357730A (ja) | シリアル伝送の同期化装置 | |
JP3109332B2 (ja) | データ受信装置 | |
Rauch | Considerations on Synchronization for PCM Telemetry | |
JPS59123335A (ja) | ビツト同期検出方法 | |
JPS63219226A (ja) | デコ−ド回路 | |
JPH01259683A (ja) | 同期回路 | |
JPH0414921A (ja) | 受信システム | |
JPS59134947A (ja) | 自動デ−タ受信制御方式 | |
JPS6079841A (ja) | デジタル通信用同期装置 |