JPH0137008B2 - - Google Patents

Info

Publication number
JPH0137008B2
JPH0137008B2 JP57157466A JP15746682A JPH0137008B2 JP H0137008 B2 JPH0137008 B2 JP H0137008B2 JP 57157466 A JP57157466 A JP 57157466A JP 15746682 A JP15746682 A JP 15746682A JP H0137008 B2 JPH0137008 B2 JP H0137008B2
Authority
JP
Japan
Prior art keywords
gate circuit
array
circuit
output
clock pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57157466A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5947845A (ja
Inventor
Junichi Iwasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57157466A priority Critical patent/JPS5947845A/ja
Publication of JPS5947845A publication Critical patent/JPS5947845A/ja
Publication of JPH0137008B2 publication Critical patent/JPH0137008B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H03K19/1772—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP57157466A 1982-09-10 1982-09-10 Ｃｍｏｓロジツクアレイ Granted JPS5947845A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57157466A JPS5947845A (ja) 1982-09-10 1982-09-10 Ｃｍｏｓロジツクアレイ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57157466A JPS5947845A (ja) 1982-09-10 1982-09-10 Ｃｍｏｓロジツクアレイ

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP31788588A Division JPH0220924A (ja) 1988-12-16 1988-12-16 ロジックアレイ

Publications (2)

Publication Number Publication Date
JPS5947845A JPS5947845A (ja) 1984-03-17
JPH0137008B2 true JPH0137008B2 (enrdf_load_stackoverflow) 1989-08-03

Family

ID=15650281

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57157466A Granted JPS5947845A (ja) 1982-09-10 1982-09-10 Ｃｍｏｓロジツクアレイ

Country Status (1)

Country Link
JP (1) JPS5947845A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61208316A (ja) * 1985-03-12 1986-09-16 Asahi Micro Syst Kk プログラマブル論理回路
US4841174A (en) * 1985-10-21 1989-06-20 Western Digital Corporation CMOS circuit with racefree single clock dynamic logic

Also Published As

Publication number Publication date
JPS5947845A (ja) 1984-03-17

Similar Documents

Publication Publication Date Title
JPH01229490A (ja) デコーダ及びドライバ回路
US4733112A (en) Sense amplifier for a semiconductor memory device
KR980011453A (ko) 출력버퍼회로
US6788112B1 (en) High performance dual-stage sense amplifier circuit
KR100203717B1 (ko) 반도체 기억장치의 데이터버스 클램프회로
US4858182A (en) High speed zero power reset circuit for CMOS memory cells
US5598375A (en) Static random access memory dynamic address decoder with non-overlap word-line enable
KR0155986B1 (ko) 반도체 기억장치
US5373203A (en) Decoder and latching circuit with differential outputs
JPH07169272A (ja) エッジ遷移検知装置
US5077495A (en) Row decoder for a semiconductor memory device with fast turn-off
US5671181A (en) Data read circuit used in semiconductor storage device
JPH0137008B2 (enrdf_load_stackoverflow)
US4825410A (en) Sense amplifier control circuit
US6084455A (en) High-speed CMOS latch
US4857767A (en) High-density low-power circuit for sustaining a precharge level
US4841279A (en) CMOS RAM data compare circuit
JP3313383B2 (ja) 読み出し専用記憶装置
JPH0379887B2 (enrdf_load_stackoverflow)
US6657912B1 (en) Circuit for optimizing power consumption and performance
JPH07134896A (ja) 半導体メモリ装置のバッファ回路
JPS6216472B2 (enrdf_load_stackoverflow)
KR960003596B1 (ko) 반도체 기억 장치
JPH0783062B2 (ja) マスタ−スライス型半導体装置
JP2000090683A (ja) センスアンプ回路