JPH0379887B2 - - Google Patents

Info

Publication number
JPH0379887B2
JPH0379887B2 JP31788588A JP31788588A JPH0379887B2 JP H0379887 B2 JPH0379887 B2 JP H0379887B2 JP 31788588 A JP31788588 A JP 31788588A JP 31788588 A JP31788588 A JP 31788588A JP H0379887 B2 JPH0379887 B2 JP H0379887B2
Authority
JP
Japan
Prior art keywords
gate circuit
input
array
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP31788588A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0220924A (ja
Inventor
Junichi Iwasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP31788588A priority Critical patent/JPH0220924A/ja
Publication of JPH0220924A publication Critical patent/JPH0220924A/ja
Publication of JPH0379887B2 publication Critical patent/JPH0379887B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H03K19/1772Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
JP31788588A 1988-12-16 1988-12-16 ロジックアレイ Granted JPH0220924A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP31788588A JPH0220924A (ja) 1988-12-16 1988-12-16 ロジックアレイ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31788588A JPH0220924A (ja) 1988-12-16 1988-12-16 ロジックアレイ

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP57157466A Division JPS5947845A (ja) 1982-09-10 1982-09-10 Cmosロジツクアレイ

Publications (2)

Publication Number Publication Date
JPH0220924A JPH0220924A (ja) 1990-01-24
JPH0379887B2 true JPH0379887B2 (enrdf_load_stackoverflow) 1991-12-20

Family

ID=18093140

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31788588A Granted JPH0220924A (ja) 1988-12-16 1988-12-16 ロジックアレイ

Country Status (1)

Country Link
JP (1) JPH0220924A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0220924A (ja) 1990-01-24

Similar Documents

Publication Publication Date Title
US4953130A (en) Memory circuit with extended valid data output time
JPH0319639B2 (enrdf_load_stackoverflow)
US4611133A (en) High speed fully precharged programmable logic array
JPH05290581A (ja) プレチャージ用出力ドライバ回路
JPH0650599B2 (ja) 半導体メモリ
US4733112A (en) Sense amplifier for a semiconductor memory device
KR980011453A (ko) 출력버퍼회로
US5748556A (en) Tristatable driver for internal data bus lines
US5604712A (en) Fast word line decoder for memory devices
US5210715A (en) Memory circuit with extended valid data output time
KR0155986B1 (ko) 반도체 기억장치
JPH0456400B2 (enrdf_load_stackoverflow)
US6369617B1 (en) Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit
US4986666A (en) Semiconductor memory device
US6046931A (en) Method and apparatus for a RAM circuit having N-nary output interface
EP0646926A2 (en) Edge transition detection disable circuit to alter memory device operating characteristics
US5671181A (en) Data read circuit used in semiconductor storage device
US4825410A (en) Sense amplifier control circuit
JPH0137008B2 (enrdf_load_stackoverflow)
JPH0379887B2 (enrdf_load_stackoverflow)
US4857767A (en) High-density low-power circuit for sustaining a precharge level
US4841279A (en) CMOS RAM data compare circuit
JP2631925B2 (ja) Mos型ram
KR960003596B1 (ko) 반도체 기억 장치
JPH056686A (ja) 読み出し専用記憶装置