JPH0128948B2 - - Google Patents

Info

Publication number
JPH0128948B2
JPH0128948B2 JP57172392A JP17239282A JPH0128948B2 JP H0128948 B2 JPH0128948 B2 JP H0128948B2 JP 57172392 A JP57172392 A JP 57172392A JP 17239282 A JP17239282 A JP 17239282A JP H0128948 B2 JPH0128948 B2 JP H0128948B2
Authority
JP
Japan
Prior art keywords
output
circuit
start address
field
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57172392A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5961879A (ja
Inventor
Naoki Ishiwatari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
Original Assignee
NEC Home Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd filed Critical NEC Home Electronics Ltd
Priority to JP57172392A priority Critical patent/JPS5961879A/ja
Publication of JPS5961879A publication Critical patent/JPS5961879A/ja
Publication of JPH0128948B2 publication Critical patent/JPH0128948B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
JP57172392A 1982-09-30 1982-09-30 フイ−ルドメモリ読み出し制御回路 Granted JPS5961879A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57172392A JPS5961879A (ja) 1982-09-30 1982-09-30 フイ−ルドメモリ読み出し制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57172392A JPS5961879A (ja) 1982-09-30 1982-09-30 フイ−ルドメモリ読み出し制御回路

Publications (2)

Publication Number Publication Date
JPS5961879A JPS5961879A (ja) 1984-04-09
JPH0128948B2 true JPH0128948B2 (enrdf_load_stackoverflow) 1989-06-06

Family

ID=15941075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57172392A Granted JPS5961879A (ja) 1982-09-30 1982-09-30 フイ−ルドメモリ読み出し制御回路

Country Status (1)

Country Link
JP (1) JPS5961879A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60107090A (ja) * 1983-11-14 1985-06-12 日本電信電話株式会社 表示アドレス発生回路
JP4413485B2 (ja) 2002-10-22 2010-02-10 日本碍子株式会社 柱状構造体の外周面コーティング装置及び柱状構造体の外周面コーティング方法

Also Published As

Publication number Publication date
JPS5961879A (ja) 1984-04-09

Similar Documents

Publication Publication Date Title
US5610622A (en) Display control device
US4468662A (en) Display apparatus for displaying characters or graphics on a cathode ray tube
JP2570344B2 (ja) 画像表示装置
US4228433A (en) Information display position-defining circuit for a cathode ray tube
JPS642955B2 (enrdf_load_stackoverflow)
JPH0128948B2 (enrdf_load_stackoverflow)
JPH0130154B2 (enrdf_load_stackoverflow)
JPS61172484A (ja) ビデオフイ−ルドデコ−ダ
JPS594046B2 (ja) ライトペンの視野位置検出装置
KR930005811B1 (ko) 표시제어장치 및 이를 집적화한 반도체 집적회로장치
JPH1127599A (ja) ２画面表示テレビジョン及び２画面表示の為の追い越し制御回路
JPH10333630A (ja) 画像表示装置の駆動方法及び駆動回路
KR100266164B1 (ko) 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof)
KR0132262Y1 (ko) 영상 수평보간 회로
JP2658322B2 (ja) 表示制御装置
KR0170649B1 (ko) 2차원 어드레스 발생기
JP2807044B2 (ja) イメージセンサ試験用同期信号発生器
JPH05303365A (ja) カーソル出力方式
JPH07147668A (ja) 画像メモリ装置
JP2001285713A (ja) 映像信号処理回路
JPH01118895A (ja) 液晶ディスプレイパネルの駆動方法
JPS6126869B2 (enrdf_load_stackoverflow)
JPS6246000B2 (enrdf_load_stackoverflow)
JPS59175285A (ja) 同期パルスの形成回路
JPS60205581A (ja) 表示装置