JPH01194447A - Hybrid integrated circuit device - Google Patents
Hybrid integrated circuit deviceInfo
- Publication number
- JPH01194447A JPH01194447A JP2008788A JP2008788A JPH01194447A JP H01194447 A JPH01194447 A JP H01194447A JP 2008788 A JP2008788 A JP 2008788A JP 2008788 A JP2008788 A JP 2008788A JP H01194447 A JPH01194447 A JP H01194447A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- island
- hole
- circuit
- resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000853 adhesive Substances 0.000 claims abstract description 10
- 230000001070 adhesive effect Effects 0.000 claims abstract description 10
- 229910052751 metal Inorganic materials 0.000 claims description 21
- 239000002184 metal Substances 0.000 claims description 21
- 229920005989 resin Polymers 0.000 claims description 17
- 239000011347 resin Substances 0.000 claims description 17
- 239000000758 substrate Substances 0.000 abstract description 23
- 239000000919 ceramic Substances 0.000 abstract description 6
- 239000010408 film Substances 0.000 abstract description 5
- 238000000034 method Methods 0.000 abstract description 5
- 239000004642 Polyimide Substances 0.000 abstract description 4
- 238000005530 etching Methods 0.000 abstract description 4
- 239000011521 glass Substances 0.000 abstract description 4
- 229920001721 polyimide Polymers 0.000 abstract description 4
- 239000004593 Epoxy Substances 0.000 abstract description 3
- 239000003822 epoxy resin Substances 0.000 abstract description 3
- 229920000647 polyepoxide Polymers 0.000 abstract description 3
- 239000010409 thin film Substances 0.000 abstract description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract description 2
- 239000004020 conductor Substances 0.000 abstract description 2
- 239000011889 copper foil Substances 0.000 abstract description 2
- 229910001111 Fine metal Inorganic materials 0.000 abstract 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 4
- 238000007689 inspection Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052742 iron Inorganic materials 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 1
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 1
- 229910000906 Bronze Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000010974 bronze Substances 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 229920003192 poly(bis maleimide) Polymers 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 238000012216 screening Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/142—Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
Abstract
Description
【発明の詳細な説明】
（産業上の利用分Ｙｆ）
本発明は、金属製のベースリボンのアイランド部に、回
路素子が装着された回路基板が接着剤にて固定され、さ
らに樹脂によって封止されてなる混成集積回路装置に関
する。DETAILED DESCRIPTION OF THE INVENTION (Industrial Application Yf) The present invention is characterized in that a circuit board on which circuit elements are mounted is fixed to an island portion of a metal base ribbon with an adhesive, and then sealed with a resin. The present invention relates to a hybrid integrated circuit device.
（従来の技術）
従来の混成束Ｉ１１回路装置は、第３図に示すように、
アルミナ（Ａｘ２０））からなるセラミック基板（１０
１）にＰｊ膜或いは厚膜回路（１０２）を形成し、接着
剤を用いて歯動素子（１０３）や受動素子（１０４）を
接着し、必要に応して金などの金属細線（１口５）を用
いて配線を行い、パッシベーション樹脂（１０６）を塗
布して回路素子を保護するようになっている。また、半
ＩＩＩ（１０８）を用いて引出しソート（１１）９）を
付け、ざらに樹脂（１０７）を用いてＭ＋トする４Ｉ造
を採っている。(Prior Art) A conventional hybrid bundle I11 circuit device, as shown in FIG.
Ceramic substrate (10
A Pj film or thick film circuit (102) is formed on 1), a toothed element (103) and a passive element (104) are bonded using an adhesive, and if necessary, a thin metal wire such as gold (1 piece) is attached. 5) is used to perform wiring, and a passivation resin (106) is applied to protect the circuit elements. In addition, a 4I structure is used in which drawer sorting (11) 9) is attached using semi-III (108), and M+to is made using rough resin (107).
しかしながら、このような構造は、セラミック基板（ｌ
ｏｔ）の寸法精度が低く、樹脂（＋０７）の外形の寸法
精度も低いために１組立・選別・検査等の自動化は容易
てはなく、仮に自動化を行った場合でも、設備か複雑に
なり、稼動率の向りが期待できないばかりでなく、過大
な設備投資か必要になり負担か大きいという欠点を有し
ている。さらに、セラミツクツ、（板（１月）と外装の
樹脂（１０７）との熱膨張係数の差か１オーダー以Ｊ二
あるため、引出しり−ト（＋０９）をプリント配線板に
゛４’−ＥＴＩ接合するときの熱衝撃により、外装の樹
脂（１０７）にクラックか生したり、能動素子（１０：
ｌ）や金属細線（ＩＱｓ）に多大の負荷かかかるなどの
問題かあった。However, such a structure is difficult to achieve on a ceramic substrate (l
Since the dimensional accuracy of ot) is low and the dimensional accuracy of the outer shape of resin (+07) is also low, it is not easy to automate the assembly, sorting, inspection, etc. Even if automation were done, the equipment would be complicated, Not only is the operating rate unpredictable, but it also has the disadvantage of requiring excessive capital investment, which is a heavy burden. Furthermore, since there is a difference in the coefficient of thermal expansion between the ceramic board (January) and the exterior resin (107), which is more than one order of magnitude, the drawer plate (+09) is attached to the printed wiring board. Thermal shock during bonding may cause cracks in the exterior resin (107) or cause damage to the active element (10:
There were problems such as a large load being placed on the metal wires (l) and thin metal wires (IQs).
これらの問題を解決する手段として特開昭６０−１９４
５５３壮公報に開示されている技術かある。この技術は
、第４図及び第５図に示すように、金属製のベースリボ
ンのアイランド部（１１０）に回路素子（＋１５）を装
着した回路基板（１１２）を接着剤（１１８）で接着し
、樹脂によって封止した混成集積回路装置である。As a means to solve these problems, JP-A-60-194
There is a technique disclosed in the 553 Soho Gazette. As shown in FIGS. 4 and 5, this technology uses an adhesive (118) to bond a circuit board (112) on which a circuit element (+15) is attached to an island portion (110) of a metal base ribbon. , a hybrid integrated circuit device sealed with resin.
（発明か解決しようとする課’Ｊｆ）
しかしながら、このような構造においては、アイランド
部（＋１０）と回路基板（１１２）の位置合わせか難し
く、作業に時間かかかり自動化が進めにくい。そのため
、稼動率の実質的な向上かほとんど期待できないという
１５１題かあった。(Section 'Jf to be solved by the invention) However, in such a structure, it is difficult to align the island part (+10) and the circuit board (112), and the work is time-consuming, making it difficult to proceed with automation. As a result, there were 151 issues that could hardly be expected to substantially improve utilization rates.
すなわち、未発Ｉｌｌか解決しようとする問題点は、従
来技術における、アイランド部に回路基板を精度よく接
着固定するのに要す時間の長さにあり、そして本発明の
目的は、このような従来技術の問題点を解決し、回路基
板の接着から回路素子の接着・金属細線の配線・選別・
検査等のｒ１動化な容易にする生産性の高い混成集積回
路装置の提供にある。In other words, the problem to be solved by the prior art is the length of time required to accurately adhesively fix the circuit board to the island part, and the object of the present invention is to solve this problem. Solving the problems of conventional technology, it can be used for everything from bonding circuit boards to bonding circuit elements, wiring and sorting thin metal wires, and
The object of the present invention is to provide a highly productive hybrid integrated circuit device that facilitates r1 optimization such as inspection.
（課題な解決するための手段及び作用）以東のような問
題点を解決するために本発明の採った手段は、
「金属製のベースリボンのアイランド部に１回路素子の
装着された回路基板か接着剤にて固定され、さらに樹脂
によって封１トされてなる混成集積回路装置において、
前記アイランド部に４通孔を形成し、この〔Ｔ通孔に対
応する凸部を備えた回路基板な嵌合固定することを特徴
とする混成集積回路装置Ｊである。(Means and effects for solving the problems) The means taken by the present invention to solve the above-mentioned problems are as follows: ``A circuit board in which one circuit element is mounted on the island part of a metal base ribbon. In a hybrid integrated circuit device which is fixed with a T-shaped adhesive and further sealed with a resin, four through holes are formed in the island portion, and a circuit board having a convex portion corresponding to the T-through hole is formed. This is a hybrid integrated circuit device J characterized by fitting and fixing.
未発［Ｊ］によれば、金属製ベースリボンに回路基板を
接着固定するときに、該金属製ベースリボンのアイラン
ド部に設けた貫通孔に、この貫通孔に対応する凸部を備
えた回路基板を嵌合する方法を採っているので、金属製
ベースリボンに対する回路基板の位置精度が高く１位置
ずれも生し難いものになワている。According to Unissued [J], when a circuit board is adhesively fixed to a metal base ribbon, a through hole provided in an island portion of the metal base ribbon is provided with a convex portion corresponding to the through hole. Since the method of fitting the circuit boards is adopted, the positional accuracy of the circuit board with respect to the metal base ribbon is high, and even one positional deviation is unlikely to occur.
（実施例）
以下、図面に示す実施例に従って本発明の詳細な説明す
る。(Example) Hereinafter, the present invention will be described in detail according to an example shown in the drawings.
第１図は本発明に係る混成集積回路装置の内に固定され
る金属製ベースリボンのアイランド部（ｌＯ）に形成し
た貫通孔（９）の一実施例を示すモ面図である。ベース
リボンの材料としては、銅合金、鉄・ニッケル（４２ア
ロイ）、純鉄、リン青銅、ステンレスなどが好適に使用
できる。この貫通孔（９）は、ベースリボンのパターン
をブレス打抜加］二或いはエツチング加工で形成すると
きに同時に形成てきる。また、貫通孔（９）の大きさは
、アイランドｉ’ｊＲ（１０）の周囲の巾か少なくとも
０．５ｍｍあれば強度的には支障かないため、この範囲
内で自由に選択することかてきる。FIG. 1 is a top view showing one embodiment of a through hole (9) formed in an island portion (10) of a metal base ribbon to be fixed in a hybrid integrated circuit device according to the present invention. Suitable materials for the base ribbon include copper alloy, iron/nickel (42 alloy), pure iron, phosphor bronze, and stainless steel. This through hole (9) is formed at the same time as the pattern of the base ribbon is formed by press punching or etching. Furthermore, the size of the through hole (9) can be freely selected within this range, as long as the width around the island i'jR (10) is at least 0.5 mm, which will not affect the strength. .
次いで、凸部を備えた回路基板（２）をアイランド部（
１０）の４通孔（９）に嵌合固定する。回路基板（２）
には、ポリイミド基板、ガラスポリイミド基板、エポキ
シ基板、ガラスエポキシ基板、ガラスビスマレイミドト
リアジン基板、アルミ基板、多孔質セラミックエポキシ
樹脂基板の中から選ばれる基板を用いることがてきる。Next, the circuit board (2) with the convex portion is placed on the island portion (
10) and securely fit into the four through holes (9). Circuit board (2)
For this purpose, a substrate selected from a polyimide substrate, a glass polyimide substrate, an epoxy substrate, a glass epoxy substrate, a glass bismaleimide triazine substrate, an aluminum substrate, and a porous ceramic epoxy resin substrate can be used.
回路基板（２）は、予め銅箔エツチング、厚膜、薄膜形
成方法等を用いて受動素子（４）、バット或いは導体回
路等を形成しておく、この回路基板（２）は、導体回路
か基板の片面にしか形成されていない片面板、スルーホ
ールを有する両面板、さらに内層も有する多層板のいず
れにも好適に用いることかできる。回路基板（２）に凸
部を形成するには、ルータ−による研削加工か適用でき
る。また、回路基板（２）をアイランド部（１０）に固
定するには、アイランド部（１０）周辺か、或いはそこ
に接触する回路基板（２）の研削した面の少なくともい
ずれか一方に必要なたけ接着剤（３）を塗布して圧着す
るのか好適である。The circuit board (2) has passive elements (4), batts, conductor circuits, etc. formed in advance using copper foil etching, thick film, thin film forming methods, etc. It can be suitably used for a single-sided board formed only on one side of the substrate, a double-sided board with through holes, and a multilayer board that also has an inner layer. To form the convex portion on the circuit board (2), grinding using a router can be applied. In addition, in order to fix the circuit board (2) to the island part (10), a necessary amount of heat is applied to at least one of the area around the island part (10) or the ground surface of the circuit board (2) that contacts there. It is preferable to apply an adhesive (3) and press it.
次いで、回路を形成するのに必要な能動素子（５）を接
着剤（３）を用いて接着するか、或いはフリップチップ
実装を行う。さらに必要に応じ、金属細線（１）を用い
て能動素子（５）から回路基板（２）上のパッドから金
属製ベースリボン（７）に配線する。Next, active elements (5) necessary to form a circuit are bonded using adhesive (3) or flip-chip mounting is performed. Furthermore, if necessary, wiring is made from the active element (5) to the pad on the circuit board (2) using the thin metal wire (1) to the metal base ribbon (7).
最後にトランスファーモールド方式で樹脂（８）封止を
する。トランスファーモールド用樹脂（８）には、熱可
塑性樹脂、熱硬化性樹脂のいずれも用いることができる
か１回路基板（２）との熱膨張係数のマツチング性の点
てエポキシ樹脂か特に好適に使用てきる。Finally, it is sealed with resin (8) using a transfer molding method. Can either a thermoplastic resin or a thermosetting resin be used for the transfer molding resin (8)?1 Epoxy resin is particularly preferably used in terms of thermal expansion coefficient matching with the circuit board (2). I'll come.
（発明の効果）
以１−のように本発明によれば、金属製ベースリボンに
対する回路基板の位置精度か高く、位置ずれも生じ難い
ものになっている。この位置合せ操作か極めて簡単にな
ることから１回路素子の装着をはじめ、金属細線による
配線・選別・検査等の１程を含めた設備の自動化か容易
になり、混成集積回路装置の、９賀か安定し、生産性か
高くなる。(Effects of the Invention) As described in 1- above, according to the present invention, the positional accuracy of the circuit board with respect to the metal base ribbon is high, and positional deviation is less likely to occur. Since this positioning operation is extremely simple, it becomes easy to automate equipment including the installation of a single circuit element, wiring with thin metal wires, screening, and inspection, etc. It is stable and productivity is high.
従って、本発明か産業に寄与するところは大きい。Therefore, the present invention greatly contributes to industry.
ｉｔ図は本発明の混成集積回路装置の中にあって金属製
ベースリボンのアイランド部に形成する貫通孔の一実施
例を示す平面図、第２図は第１図の金属製ベースリボン
を用いて作製される混成集積回路装置を示す部分断面図
、第３図は従来の混成集積回路装置の一例を示す断面図
、第４図は従来の混成集積回路装置の他の例を示す平面
図、第５図は第４図のｘ−Ｘ線に沿ってみた部分断面図
である。
符号の説明
ｌ・・・金属細線、２・・・回路基板、３・・・接着剤
、４・・・受動素子、５・・・能動素子、６・・・受動
素子、７・・・金属製ベースリボン、８・・・樹脂、９
・・・貫通孔、ｌＯ・・・アイランド部、１０１−・・
セラミック基板、＋０２・・・厚膜・薄膜回路、Ｉ［１
３・・・ｆお動素子、＋０４・・・受動素子、＋０５・
・・金属細線、ｔＯａ −・パッシベーション樹脂、１
０７−・・樹脂、１０８・・・半ＩＨ，１０９・・・引
出しリート、１１０・・・アイランド部、１１！・・・
金属細線、＋１２・・・回路基板、 １１：ｌ−・・配
線回路、１１４−・・受動素１’−，＋１５・・・能動
素子、＋１６・・・パット、１１７・・・受動素子、ｔ
ｔａ−・・接着剤、１１９・・・樹脂。
特 許 出 願 人 イビデン株式会社、′２７
第１図
第２図
（１０２〕The IT diagram is a plan view showing an embodiment of the through hole formed in the island portion of the metal base ribbon in the hybrid integrated circuit device of the present invention, and FIG. 3 is a sectional view showing an example of a conventional hybrid integrated circuit device; FIG. 4 is a plan view showing another example of a conventional hybrid integrated circuit device; FIG. 5 is a partial cross-sectional view taken along line XX in FIG. 4. Explanation of symbols 1...Metal thin wire, 2...Circuit board, 3...Adhesive, 4...Passive element, 5...Active element, 6...Passive element, 7...Metal base ribbon, 8...resin, 9
...Through hole, lO...Island part, 101-...
Ceramic substrate, +02...Thick film/thin film circuit, I[1
3...f dynamic element, +04...passive element, +05.
・・Metal thin wire, tOa −・Passivation resin, 1
07-...Resin, 108...Semi-IH, 109...Drawer leet, 110...Island part, 11! ...
Metal thin wire, +12...Circuit board, 11:l-...Wiring circuit, 114-...Passive element 1'-, +15...Active element, +16...Put, 117...Passive element, t
ta-...adhesive, 119...resin. Patent applicant: IBIDEN Co., Ltd., '27 Figure 1 Figure 2 (102)
Claims (1)
着された回路基板が接着剤にて固定され、さらに樹脂に
よって封止されてなる混成集積回路装置において、 前記アイランド部に貫通孔を形成し、この貫通孔に対応
する凸部を備えた回路基板を嵌合固定することを特徴と
する混成集積回路装置。[Scope of Claims] A hybrid integrated circuit device in which a circuit board on which circuit elements are mounted is fixed with an adhesive to an island portion of a metal base ribbon, and further sealed with a resin, wherein the island portion is sealed with a resin. A hybrid integrated circuit device characterized in that a through hole is formed and a circuit board having a convex portion corresponding to the through hole is fitted and fixed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008788A JPH01194447A (en) | 1988-01-29 | 1988-01-29 | Hybrid integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008788A JPH01194447A (en) | 1988-01-29 | 1988-01-29 | Hybrid integrated circuit device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01194447A true JPH01194447A (en) | 1989-08-04 |
Family
ID=12017325
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008788A Pending JPH01194447A (en) | 1988-01-29 | 1988-01-29 | Hybrid integrated circuit device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01194447A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1143514A3 (en) * | 2000-03-07 | 2004-03-31 | Mitsubishi Denki Kabushiki Kaisha | Resin-sealed power semiconductor device including substrate with all electronic components for control circuit mounted thereon |
-
1988
- 1988-01-29 JP JP2008788A patent/JPH01194447A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1143514A3 (en) * | 2000-03-07 | 2004-03-31 | Mitsubishi Denki Kabushiki Kaisha | Resin-sealed power semiconductor device including substrate with all electronic components for control circuit mounted thereon |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4647959A (en) | Integrated circuit package, and method of forming an integrated circuit package | |
| US6232661B1 (en) | Semiconductor device in BGA package and manufacturing method thereof | |
| JPH1154668A (en) | Manufacture of ball grid array semiconductor package | |
| EP0814510A2 (en) | TAB tape and semiconductor device using the TAB tape | |
| JPH01194447A (en) | Hybrid integrated circuit device | |
| KR100192871B1 (en) | Semiconductor device having a leadframe and metal substrate | |
| US6755229B2 (en) | Method for preparing high performance ball grid array board and jig applicable to said method | |
| JPH07114216B2 (en) | Method of mounting film carrier type semiconductor device | |
| JPH03129745A (en) | Mounting of semiconductor device | |
| JPH05259223A (en) | Film carrier tape | |
| JPH0358552B2 (en) | ||
| JPH0362542A (en) | Semiconductor device and manufacture thereof | |
| JPS6327856B2 (en) | ||
| JPS60194553A (en) | Hybrid ic device | |
| JPH0794864A (en) | Manufacture of metal base printed wiring board | |
| JPH0714966A (en) | Multi-terminal composite lead frame and manufacture thereof | |
| JPH0423836B2 (en) | ||
| JPS62214645A (en) | Semiconductor device | |
| JPS6317547A (en) | Semiconductor device | |
| JPH0758159A (en) | Tab carrier and bonding tool | |
| JP3285017B2 (en) | Semiconductor device | |
| JPH03218060A (en) | Inverter | |
| JPS62114245A (en) | Manufacture of substrate for hybrid integrated circuit | |
| JPH03131045A (en) | Manufacture of semiconductor device | |
| JPH10313075A (en) | Board for chip mounting use and manufacture thereof |