JPH0118587B2 - - Google Patents
Info
- Publication number
- JPH0118587B2 JPH0118587B2 JP56179653A JP17965381A JPH0118587B2 JP H0118587 B2 JPH0118587 B2 JP H0118587B2 JP 56179653 A JP56179653 A JP 56179653A JP 17965381 A JP17965381 A JP 17965381A JP H0118587 B2 JPH0118587 B2 JP H0118587B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- potential level
- power source
- control element
- internal circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56179653A JPS5882560A (ja) | 1981-11-11 | 1981-11-11 | Cmos集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56179653A JPS5882560A (ja) | 1981-11-11 | 1981-11-11 | Cmos集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5882560A JPS5882560A (ja) | 1983-05-18 |
JPH0118587B2 true JPH0118587B2 (enrdf_load_stackoverflow) | 1989-04-06 |
Family
ID=16069531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56179653A Granted JPS5882560A (ja) | 1981-11-11 | 1981-11-11 | Cmos集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5882560A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59153331A (ja) * | 1983-02-21 | 1984-09-01 | Toshiba Corp | 半導体装置 |
US4571505A (en) * | 1983-11-16 | 1986-02-18 | Inmos Corporation | Method and apparatus of reducing latch-up susceptibility in CMOS integrated circuits |
JPH01220470A (ja) * | 1988-02-29 | 1989-09-04 | Fujitsu Ltd | 相補型半導体集積回路装置 |
US8685800B2 (en) * | 2012-07-27 | 2014-04-01 | Freescale Semiconductor, Inc. | Single event latch-up prevention techniques for a semiconductor device |
-
1981
- 1981-11-11 JP JP56179653A patent/JPS5882560A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5882560A (ja) | 1983-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4789917A (en) | MOS I/O protection using switched body circuit design | |
US5004936A (en) | Non-loading output driver circuit | |
JP2005340380A (ja) | 静電保護回路及びこれを用いた半導体集積回路装置 | |
US4851721A (en) | Semiconductor integrated circuit | |
JP3036438B2 (ja) | アナログスイッチ回路 | |
JPH0833438B2 (ja) | テスト・モ−ド始動回路 | |
US5504361A (en) | Polarity-reversal protection for integrated electronic circuits in CMOS technology | |
JPH0118587B2 (enrdf_load_stackoverflow) | ||
USRE35221E (en) | Schottky enhanced CMOS output circuit | |
US20020089803A1 (en) | Power polarity reversal protecting circuit for an integrated circuit | |
JP2598794B2 (ja) | Mos・icの入力チャンネル | |
JPH044755B2 (enrdf_load_stackoverflow) | ||
EP0381237A2 (en) | Integrated semiconductor circuit with p and n channel MOS transistors | |
JP2752680B2 (ja) | 半導体集積回路装置の過電圧吸収回路 | |
JP2569684B2 (ja) | パワーオンリセット回路 | |
JPH0144023B2 (enrdf_load_stackoverflow) | ||
US6348717B1 (en) | Semiconductor integrated circuit having an improved voltage switching circuit | |
JPH06334505A (ja) | Pmos出力回路 | |
JPH10289956A (ja) | Cmos集積回路の保護回路、および保護機能を備えたcmos集積回路 | |
EP1049165B1 (en) | Integrated circuit structure comprising a power circuit portion and a control circuit portion, without parasitic currents | |
JPH0529997B2 (enrdf_load_stackoverflow) | ||
JPH0257345B2 (enrdf_load_stackoverflow) | ||
JP2559141B2 (ja) | アナログスイツチ | |
JP2751372B2 (ja) | 半導体装置 | |
JP3484736B2 (ja) | 半導体装置 |