JPH01173857U - - Google Patents

Info

Publication number
JPH01173857U
JPH01173857U JP6216588U JP6216588U JPH01173857U JP H01173857 U JPH01173857 U JP H01173857U JP 6216588 U JP6216588 U JP 6216588U JP 6216588 U JP6216588 U JP 6216588U JP H01173857 U JPH01173857 U JP H01173857U
Authority
JP
Japan
Prior art keywords
data
mpu
control circuit
hereinafter referred
transmitting device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6216588U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6216588U priority Critical patent/JPH01173857U/ja
Publication of JPH01173857U publication Critical patent/JPH01173857U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本案の構成を示すブロツク図、第2図
は従来装置の構成を示すブロツク図、第3図は本
案実施例のセントロニクス仕様プリンタのデータ
送信装置の構成を示すブロツク図である。 1……データの送信を行うMPU、2……送信
データを記憶するデータバツフア、3……I/O
バス制御回路、4……送信されたデータの処理を
行うI/O、5……データカウンタ、6……デー
タ送信を行うデータバス、7……バツフアからI
/Oに対してデータを送るためのデータバス、8
……MPU側からバツフアの制御を行うための制
御信号、9……データ読出し及びデータの送信を
行うための制御信号、10……セントロニクス仕
様プリンタ、11……アドレスデコーダ、12…
…ライトイネーブル信号、13……データを送信
したことを示すストローブ信号、14……次のデ
ータを受信可能となつたことを示すアクノリツジ
信号、15……読出し可能となつたことを示すリ
ードイネーブル信号。
FIG. 1 is a block diagram showing the configuration of the present invention, FIG. 2 is a block diagram showing the configuration of a conventional device, and FIG. 3 is a block diagram showing the configuration of a data transmission device of a Centronics specification printer according to an embodiment of the present invention. 1...MPU that transmits data, 2...Data buffer that stores transmitted data, 3...I/O
Bus control circuit, 4... I/O for processing transmitted data, 5... Data counter, 6... Data bus for data transmission, 7... I/O from buffer
Data bus for sending data to /O, 8
... Control signal for controlling the buffer from the MPU side, 9 ... Control signal for reading data and transmitting data, 10 ... Centronics specification printer, 11 ... Address decoder, 12 ...
...Write enable signal, 13...Strobe signal indicating that data has been transmitted, 14...Acknowledge signal indicating that next data can be received, 15...Read enable signal indicating that reading is possible. .

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] メインプロセツサ(以後、MPUと呼ぶ)から
書込み可能な複数バイトのデータバツフアと、デ
ータバツフアからデータを読出し、データの処理
を行う周辺装置(以後I/Oと呼ぶ)の動作タイ
ミングに従い、I/Oに対しデータ送信を行う制
御回路から構成されるデータ送信装置において、
制御回路がI/Oに対し、データの送信を行う毎
に、内容の更新を行い、MPUからその内容を随
時読出すことが可能なカウンタを設けたことを特
徴とするデータ送信装置。
According to the operation timing of the multi-byte data buffer that can be written to by the main processor (hereinafter referred to as MPU) and the peripheral device (hereinafter referred to as I/O) that reads data from the data buffer and processes the data, the I/O On the other hand, in a data transmitting device consisting of a control circuit that transmits data,
A data transmitting device comprising a counter that updates contents every time a control circuit transmits data to an I/O and can read the contents from an MPU at any time.
JP6216588U 1988-05-13 1988-05-13 Pending JPH01173857U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6216588U JPH01173857U (en) 1988-05-13 1988-05-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6216588U JPH01173857U (en) 1988-05-13 1988-05-13

Publications (1)

Publication Number Publication Date
JPH01173857U true JPH01173857U (en) 1989-12-11

Family

ID=31287797

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6216588U Pending JPH01173857U (en) 1988-05-13 1988-05-13

Country Status (1)

Country Link
JP (1) JPH01173857U (en)

Similar Documents

Publication Publication Date Title
JPH01173857U (en)
JP2574821B2 (en) Direct memory access controller
JPH03124202U (en)
JPS6213688B2 (en)
JPS6446840U (en)
JPH0482740U (en)
JPH02149444U (en)
JPH0446740U (en)
JPH02149448U (en)
JPH0366243U (en)
JPS6057851U (en) data transfer device
JPH02158857A (en) Control system for input/output controller
JPS63135436U (en)
JPS59178744U (en) Display instruction circuit
JPH02171949A (en) Dma transfer system
JPH01125637U (en)
JPS63151048U (en)
JPS6173192U (en)
JPS5984628U (en) Peripheral control system
JPS6214541U (en)
JPS6345661A (en) Buffer memory circuit
JPS635542U (en)
JPH03167648A (en) Direct memory access controller
JPS63104155A (en) Electronic computer
JPH0682348B2 (en) I / O control method