JPH0117298B2 - - Google Patents
Info
- Publication number
- JPH0117298B2 JPH0117298B2 JP56119716A JP11971681A JPH0117298B2 JP H0117298 B2 JPH0117298 B2 JP H0117298B2 JP 56119716 A JP56119716 A JP 56119716A JP 11971681 A JP11971681 A JP 11971681A JP H0117298 B2 JPH0117298 B2 JP H0117298B2
- Authority
- JP
- Japan
- Prior art keywords
- staff
- circuit
- synchronization
- frequency
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 6
- 230000003252 repetitive effect Effects 0.000 claims description 2
- 238000001514 detection method Methods 0.000 claims 1
- 238000000926 separation method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/073—Bit stuffing, e.g. PDH
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11971681A JPS5820046A (ja) | 1981-07-30 | 1981-07-30 | スタツフ同期方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11971681A JPS5820046A (ja) | 1981-07-30 | 1981-07-30 | スタツフ同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5820046A JPS5820046A (ja) | 1983-02-05 |
JPH0117298B2 true JPH0117298B2 (de) | 1989-03-29 |
Family
ID=14768338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11971681A Granted JPS5820046A (ja) | 1981-07-30 | 1981-07-30 | スタツフ同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5820046A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5699759B2 (ja) * | 2011-04-01 | 2015-04-15 | 富士通株式会社 | 伝送装置及び伝送方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5685948A (en) * | 1979-12-14 | 1981-07-13 | Fujitsu Ltd | Stuffing synchronizing system |
-
1981
- 1981-07-30 JP JP11971681A patent/JPS5820046A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5685948A (en) * | 1979-12-14 | 1981-07-13 | Fujitsu Ltd | Stuffing synchronizing system |
Also Published As
Publication number | Publication date |
---|---|
JPS5820046A (ja) | 1983-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5062124A (en) | Network synchronization system | |
US5353313A (en) | Transmission of a clock signal over an asynchronous data channel | |
US4528661A (en) | Ring communications system | |
EP0302112B1 (de) | Multiplexverteilanordnung in einem synchronen multiplexiersystem | |
GB1481849A (en) | Digital code transmission systems | |
IE57406B1 (en) | Coder for moving pictures recognizing the stuffing characters by itself | |
US4489421A (en) | Digital message transmission system employing pulse stuffing and having two plesiochronic sampling clocks | |
JPH0117298B2 (de) | ||
EP0742653A2 (de) | PDH/SDH-Signalprozessor mit Taktgenerator mit zwei Betriebsarten | |
JPH0158700B2 (de) | ||
JPH0158699B2 (de) | ||
JP2725651B2 (ja) | 予備回線監視方式 | |
KR930007133B1 (ko) | 동기식 다중장치의 대기시간지터 감소회로 | |
JPS6320931A (ja) | デ−タ伝送装置 | |
JP2937783B2 (ja) | スタッフ同期方式 | |
JPS6333814B2 (de) | ||
JPH04263531A (ja) | ディジタル無線伝送方式 | |
JPS59835Y2 (ja) | ディジタル通信系の通信方式の変換装置 | |
JPH08256181A (ja) | バースト通信用自動利得リセット回路 | |
JPS6330822B2 (de) | ||
JPH02119445A (ja) | スタツフ同期多重変換装置 | |
JPH06252870A (ja) | データ多重化伝送方式 | |
JPH071881B2 (ja) | 多重変換装置 | |
JPS63207229A (ja) | スタツフ同期多重変換方式 | |
JPH01243740A (ja) | 多重変換装置 |