JPH0117271B2 - - Google Patents

Info

Publication number
JPH0117271B2
JPH0117271B2 JP56041496A JP4149681A JPH0117271B2 JP H0117271 B2 JPH0117271 B2 JP H0117271B2 JP 56041496 A JP56041496 A JP 56041496A JP 4149681 A JP4149681 A JP 4149681A JP H0117271 B2 JPH0117271 B2 JP H0117271B2
Authority
JP
Japan
Prior art keywords
insulating film
gate
mask material
etching
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56041496A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57155778A (en
Inventor
Yoichiro Takayama
Hideaki Kozu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56041496A priority Critical patent/JPS57155778A/ja
Publication of JPS57155778A publication Critical patent/JPS57155778A/ja
Publication of JPH0117271B2 publication Critical patent/JPH0117271B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)
JP56041496A 1981-03-20 1981-03-20 Manufacture of schottky barrier gate fet Granted JPS57155778A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56041496A JPS57155778A (en) 1981-03-20 1981-03-20 Manufacture of schottky barrier gate fet

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56041496A JPS57155778A (en) 1981-03-20 1981-03-20 Manufacture of schottky barrier gate fet

Publications (2)

Publication Number Publication Date
JPS57155778A JPS57155778A (en) 1982-09-25
JPH0117271B2 true JPH0117271B2 (enrdf_load_html_response) 1989-03-29

Family

ID=12609957

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56041496A Granted JPS57155778A (en) 1981-03-20 1981-03-20 Manufacture of schottky barrier gate fet

Country Status (1)

Country Link
JP (1) JPS57155778A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5873164A (ja) * 1981-10-27 1983-05-02 Sumitomo Electric Ind Ltd シヨツトキゲ−ト電界効果トランジスタとその製造方法

Also Published As

Publication number Publication date
JPS57155778A (en) 1982-09-25

Similar Documents

Publication Publication Date Title
US4711701A (en) Self-aligned transistor method
US4711858A (en) Method of fabricating a self-aligned metal-semiconductor FET having an insulator spacer
US5387529A (en) Production method of a MESFET semiconductor device
US5105242A (en) Field effect transistor having schottky contact and a high frequency characteristic
US4569119A (en) Manufacturing method of Schottky gate FET
US4532695A (en) Method of making self-aligned IGFET
US5112763A (en) Process for forming a Schottky barrier gate
JPH022142A (ja) 電界効果トランジスタ及びその製造方法
JPS6351550B2 (enrdf_load_html_response)
JPH0117271B2 (enrdf_load_html_response)
JPS59205765A (ja) 半導体装置の製造方法
EP0220605B1 (en) Method of making self-aligned gaas digital integrated circuits
JPH035658B2 (enrdf_load_html_response)
JPH03141651A (ja) 電界効果トランジスタの製造方法
JP2653565B2 (ja) 半導体装置の製造方法
JPH0213929B2 (enrdf_load_html_response)
KR940010561B1 (ko) Mesfet 반도체 장치 제조방법
JPS6037173A (ja) 電界効果トランジスタの製造方法
JPH01274477A (ja) 半導体装置の製造方法
JPS616870A (ja) 電界効果トランジスタの製造方法
JPS6057980A (ja) 半導体装置の製造方法
JPS6329420B2 (enrdf_load_html_response)
JPS63155770A (ja) 電界効果トランジスタの製造方法
JPH028454B2 (enrdf_load_html_response)
JPH0412534A (ja) 電界効果トランジスタの製造方法