JP7793597B2 - 制御ユニット、無線周波数電力発生器、配置、および同期無線周波数出力信号の生成方法 - Google Patents

制御ユニット、無線周波数電力発生器、配置、および同期無線周波数出力信号の生成方法

Info

Publication number
JP7793597B2
JP7793597B2 JP2023506355A JP2023506355A JP7793597B2 JP 7793597 B2 JP7793597 B2 JP 7793597B2 JP 2023506355 A JP2023506355 A JP 2023506355A JP 2023506355 A JP2023506355 A JP 2023506355A JP 7793597 B2 JP7793597 B2 JP 7793597B2
Authority
JP
Japan
Prior art keywords
signal
pll
waveform
frequency
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023506355A
Other languages
English (en)
Japanese (ja)
Other versions
JP2023536165A5 (https=
JP2023536165A (ja
Inventor
デム ブローク マニエル ヴォア
ローランド シュリーフ
アンドレ グリデ
ダニエル グリューナー
アントン ラバンク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Comet AG
Original Assignee
Comet AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Comet AG filed Critical Comet AG
Publication of JP2023536165A publication Critical patent/JP2023536165A/ja
Publication of JP2023536165A5 publication Critical patent/JP2023536165A5/ja
Application granted granted Critical
Publication of JP7793597B2 publication Critical patent/JP7793597B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/10Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/104Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2023506355A 2020-08-07 2021-08-03 制御ユニット、無線周波数電力発生器、配置、および同期無線周波数出力信号の生成方法 Active JP7793597B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP20190074.3 2020-08-07
EP20190074.3A EP3952113B1 (en) 2020-08-07 2020-08-07 Control unit, radio frequency power generator, and method for generating synchronized radio frequency output signals
PCT/EP2021/071675 WO2022029125A1 (en) 2020-08-07 2021-08-03 Control unit, radio frequency power generator, and method for generating synchronized radio frequency output signals

Publications (3)

Publication Number Publication Date
JP2023536165A JP2023536165A (ja) 2023-08-23
JP2023536165A5 JP2023536165A5 (https=) 2024-07-16
JP7793597B2 true JP7793597B2 (ja) 2026-01-05

Family

ID=71995858

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023506355A Active JP7793597B2 (ja) 2020-08-07 2021-08-03 制御ユニット、無線周波数電力発生器、配置、および同期無線周波数出力信号の生成方法

Country Status (7)

Country Link
US (1) US12126347B2 (https=)
EP (1) EP3952113B1 (https=)
JP (1) JP7793597B2 (https=)
KR (1) KR20230044215A (https=)
CN (1) CN116057837A (https=)
TW (1) TWI911252B (https=)
WO (1) WO2022029125A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7588721B2 (ja) * 2020-12-30 2024-11-22 コメット アーゲー Rf信号生成方法、コントローラ、rf生成器及びプラズマ装置
CN116170932B (zh) * 2023-02-17 2024-02-13 上海励兆科技有限公司 一种支持脉冲监测功能的射频等离子体源
KR102926950B1 (ko) * 2023-07-21 2026-02-12 주식회사 셀트론 신호 발생기
KR102822579B1 (ko) * 2023-11-22 2025-06-20 (주)에이에스이 멀티 리액터 장비에 사용되는 cex 제어장치
CN117997339B (zh) * 2024-02-04 2024-08-09 深圳市恒运昌真空技术股份有限公司 相位同步装置和方法、射频电源及等离子体设备
CN120934522B (zh) * 2025-10-14 2025-12-12 杭州逻辑比特科技有限公司 一种多通道高速数模转换模块的同步方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004047301A2 (ja) 2002-11-19 2004-06-03 Fujitsu Ltd 周波数合成器
US20100171648A1 (en) 2008-12-04 2010-07-08 Armin Himmelstoss Modular radar system
US20130170512A1 (en) 2011-12-28 2013-07-04 Coherent, Inc. Multiple phase-locked loops for high-power rf-power combiners
JP2016530797A (ja) 2013-11-28 2016-09-29 スマート エナジー インスツルメンツ インコーポレイテッド デルタシグマ変調を用いた信号の誤り訂正方法及び装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1041816A (ja) * 1996-07-24 1998-02-13 Advantest Corp 信号発生器
JP3619352B2 (ja) * 1997-08-28 2005-02-09 株式会社ルネサステクノロジ 半導体集積回路装置
GB2369940B (en) * 2000-12-09 2004-10-20 Mitel Corp Multiple input phase lock loop with hitless reference switching
JP4679872B2 (ja) * 2004-10-13 2011-05-11 パナソニック株式会社 クロック発生装置
US7545224B2 (en) * 2007-04-12 2009-06-09 Teradyne, Inc. Cost effective low noise single loop synthesizer
US7825719B2 (en) 2008-12-29 2010-11-02 Advanced Energy Industries, Inc. System and method for wideband phase-adjustable common excitation
CN202679346U (zh) * 2012-08-04 2013-01-16 成都联帮微波通信工程有限公司 多路相参信号频率合成器
US20140139293A1 (en) * 2012-11-19 2014-05-22 Cymatics Laboratories Corp. Integrated reference frequency generator
US20150116016A1 (en) * 2013-10-31 2015-04-30 Keysight Technologies, Inc. Dead-Zone Free Charge Pump Phase-Frequency Detector
US10057051B2 (en) * 2015-05-29 2018-08-21 Silicon Laboratories Inc. Dual path timing wander removal
CN208752198U (zh) * 2018-07-06 2019-04-16 中国计量大学 一种带反馈校正的多通道超声波任意波形信号发生器
EP3758235B1 (en) * 2019-06-25 2025-03-19 Comet AG Device and method for synchronizing a high frequency power signal and an external reference signal

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004047301A2 (ja) 2002-11-19 2004-06-03 Fujitsu Ltd 周波数合成器
US20100171648A1 (en) 2008-12-04 2010-07-08 Armin Himmelstoss Modular radar system
US20130170512A1 (en) 2011-12-28 2013-07-04 Coherent, Inc. Multiple phase-locked loops for high-power rf-power combiners
JP2016530797A (ja) 2013-11-28 2016-09-29 スマート エナジー インスツルメンツ インコーポレイテッド デルタシグマ変調を用いた信号の誤り訂正方法及び装置

Also Published As

Publication number Publication date
TW202207633A (zh) 2022-02-16
CN116057837A (zh) 2023-05-02
EP3952113A1 (en) 2022-02-09
WO2022029125A1 (en) 2022-02-10
TWI911252B (zh) 2026-01-11
US12126347B2 (en) 2024-10-22
EP3952113B1 (en) 2026-04-08
US20230283282A1 (en) 2023-09-07
JP2023536165A (ja) 2023-08-23
KR20230044215A (ko) 2023-04-03

Similar Documents

Publication Publication Date Title
JP7793597B2 (ja) 制御ユニット、無線周波数電力発生器、配置、および同期無線周波数出力信号の生成方法
JP5934205B2 (ja) デジタル位相ロックループクロックシステム
US7417510B2 (en) Direct digital interpolative synthesis
US7825719B2 (en) System and method for wideband phase-adjustable common excitation
US20120169387A1 (en) Oscillator with external voltage control and interpolative divider in the output path
US9793904B1 (en) System and method of noise correcting PLL frequency synthesizers
US11777508B2 (en) Device and method for synchronizing a high frequency power signal and an external reference signal
CN111600601B (zh) 用于准确信号生成的反馈控制
JP2023536165A5 (https=)
US9571071B2 (en) Frequency synthesizer circuit
US5731743A (en) Frequency synthesizer having phase error feedback for waveform selection
US8885788B1 (en) Reducing settling time in phase-locked loops
US8836392B2 (en) Digital locked loop for producing a clock having a selected frequency ratio relative to a clock produced by a MEMS-based oscillator
EP4049370A1 (en) Digital clock circuit for generating high-ratio frequency multiplication clock signal
US7459946B2 (en) Circuit arrangement for generating a reference signal
CN111771332B (zh) 锁相环电路
US20070008040A1 (en) Digital phase locked loop, method for controlling a digital phase locked loop and method for generating an oscillator signal
JP2015207805A (ja) 位相同期回路および電子装置
KR20070075647A (ko) 위상 고정 루프를 이용한 클럭 발생 장치 및 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240703

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240703

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20250722

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250729

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251029

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251202

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20251217

R150 Certificate of patent or registration of utility model

Ref document number: 7793597

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150