JP7603340B2 - 薄膜トランジスタ、表示装置、および薄膜トランジスタの製造方法 - Google Patents
薄膜トランジスタ、表示装置、および薄膜トランジスタの製造方法 Download PDFInfo
- Publication number
- JP7603340B2 JP7603340B2 JP2023500946A JP2023500946A JP7603340B2 JP 7603340 B2 JP7603340 B2 JP 7603340B2 JP 2023500946 A JP2023500946 A JP 2023500946A JP 2023500946 A JP2023500946 A JP 2023500946A JP 7603340 B2 JP7603340 B2 JP 7603340B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- film transistor
- thin film
- metal oxide
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B33/00—Electroluminescent light sources
- H05B33/10—Apparatus or processes specially adapted to the manufacture of electroluminescent light sources
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
- H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021026653 | 2021-02-22 | ||
| JP2021026653 | 2021-02-22 | ||
| JP2021174071 | 2021-10-25 | ||
| JP2021174071 | 2021-10-25 | ||
| PCT/JP2022/006733 WO2022176986A1 (ja) | 2021-02-22 | 2022-02-18 | 薄膜トランジスタ、表示装置、電子機器および薄膜トランジスタの製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2022176986A1 JPWO2022176986A1 (https=) | 2022-08-25 |
| JPWO2022176986A5 JPWO2022176986A5 (ja) | 2023-10-13 |
| JP7603340B2 true JP7603340B2 (ja) | 2024-12-20 |
Family
ID=82930739
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023500946A Active JP7603340B2 (ja) | 2021-02-22 | 2022-02-18 | 薄膜トランジスタ、表示装置、および薄膜トランジスタの製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20230387137A1 (https=) |
| JP (1) | JP7603340B2 (https=) |
| KR (1) | KR102938986B1 (https=) |
| TW (1) | TWI886377B (https=) |
| WO (1) | WO2022176986A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115939218A (zh) * | 2023-01-04 | 2023-04-07 | 西湖大学 | 薄膜晶体管及其制备方法 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010251735A (ja) | 2009-03-27 | 2010-11-04 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2012222176A (ja) | 2011-04-11 | 2012-11-12 | Dainippon Printing Co Ltd | 薄膜トランジスタ及びその製造方法 |
| JP2014158018A (ja) | 2013-01-18 | 2014-08-28 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2016171282A (ja) | 2015-03-16 | 2016-09-23 | 日本放送協会 | 薄膜トランジスタおよびその製造方法 |
| JP2016225602A (ja) | 2015-03-17 | 2016-12-28 | 株式会社半導体エネルギー研究所 | 半導体装置およびその作製方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8927981B2 (en) * | 2009-03-30 | 2015-01-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
| TWI538218B (zh) * | 2010-09-14 | 2016-06-11 | 半導體能源研究所股份有限公司 | 薄膜電晶體 |
| WO2017158930A1 (ja) * | 2016-03-14 | 2017-09-21 | 国立大学法人北陸先端科学技術大学院大学 | 積層体、エッチングマスク、積層体の製造方法、及びエッチングマスクの製造方法、並びに薄膜トランジスタの製造方法 |
-
2022
- 2022-02-18 JP JP2023500946A patent/JP7603340B2/ja active Active
- 2022-02-18 KR KR1020237015781A patent/KR102938986B1/ko active Active
- 2022-02-18 WO PCT/JP2022/006733 patent/WO2022176986A1/ja not_active Ceased
- 2022-02-21 TW TW111106180A patent/TWI886377B/zh active
-
2023
- 2023-08-14 US US18/233,414 patent/US20230387137A1/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010251735A (ja) | 2009-03-27 | 2010-11-04 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2012222176A (ja) | 2011-04-11 | 2012-11-12 | Dainippon Printing Co Ltd | 薄膜トランジスタ及びその製造方法 |
| JP2014158018A (ja) | 2013-01-18 | 2014-08-28 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2016171282A (ja) | 2015-03-16 | 2016-09-23 | 日本放送協会 | 薄膜トランジスタおよびその製造方法 |
| JP2016225602A (ja) | 2015-03-17 | 2016-12-28 | 株式会社半導体エネルギー研究所 | 半導体装置およびその作製方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20230146506A (ko) | 2023-10-19 |
| WO2022176986A1 (ja) | 2022-08-25 |
| KR102938986B1 (ko) | 2026-03-16 |
| JPWO2022176986A1 (https=) | 2022-08-25 |
| US20230387137A1 (en) | 2023-11-30 |
| TWI886377B (zh) | 2025-06-11 |
| TW202240919A (zh) | 2022-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10297679B2 (en) | Method for manufacturing semiconductor device | |
| US9754784B2 (en) | Method for manufacturing oxide semiconductor device | |
| US11152493B2 (en) | Method for manufacturing semiconductor device | |
| US9911856B2 (en) | Semiconductor device | |
| JP5345349B2 (ja) | 薄膜電界効果型トランジスタ | |
| JP5431859B2 (ja) | 発光装置 | |
| US20110095288A1 (en) | Thin film transistor and display device | |
| US20170179164A1 (en) | Method of manufacturing thin-film transistor, thin-film transistor substrate, and flat panel display apparatus | |
| US9246007B2 (en) | Oxide thin film transistor and method for manufacturing the same, array substrate, and display apparatus | |
| KR101147414B1 (ko) | 유기 발광 표시 장치 및 그 제조 방법 | |
| US9117846B2 (en) | Method of manufacturing oxide thin film transistor | |
| US20180331127A1 (en) | Semiconductor device and display device | |
| JP2015060996A (ja) | 表示装置及び半導体装置 | |
| KR100991559B1 (ko) | 박막트랜지스터 제조방법 및 이에 의해 제조된박막트랜지스터 | |
| KR20150029321A (ko) | 박막 트랜지스터 기판 및 이의 제조 방법 | |
| JP7603340B2 (ja) | 薄膜トランジスタ、表示装置、および薄膜トランジスタの製造方法 | |
| KR20150030518A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
| KR102089313B1 (ko) | 산화물 박막 트랜지스터 및 이의 제조 방법 | |
| CN104112751A (zh) | 平板显示器的背板及其制造方法 | |
| JP2010016072A (ja) | 薄膜トランジスタ | |
| US10551704B2 (en) | Active matrix substrate method of manufacturing active matrix substrate, and display device | |
| CN116724402A (zh) | 薄膜晶体管、显示装置、电子设备以及制造薄膜晶体管的方法 | |
| JPWO2019098369A1 (ja) | 酸化物半導体薄膜 | |
| US20200287002A1 (en) | Semiconductor compound, semiconductor device and laminate having layer of semiconductor compound, and target | |
| KR102661549B1 (ko) | 표시 장치 및 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230710 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20230710 |
|
| A80 | Written request to apply exceptions to lack of novelty of invention |
Free format text: JAPANESE INTERMEDIATE CODE: A80 Effective date: 20230710 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230810 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7426 Effective date: 20230822 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20230822 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20241001 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20241112 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20241126 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20241203 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7603340 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |