JP7522555B2 - 異なる熱膨張係数を有する支持基板に薄層を移転する方法 - Google Patents
異なる熱膨張係数を有する支持基板に薄層を移転する方法 Download PDFInfo
- Publication number
- JP7522555B2 JP7522555B2 JP2019568021A JP2019568021A JP7522555B2 JP 7522555 B2 JP7522555 B2 JP 7522555B2 JP 2019568021 A JP2019568021 A JP 2019568021A JP 2019568021 A JP2019568021 A JP 2019568021A JP 7522555 B2 JP7522555 B2 JP 7522555B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- thermal expansion
- expansion coefficient
- thick layer
- thin layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims description 108
- 238000000034 method Methods 0.000 title claims description 35
- 239000000463 material Substances 0.000 claims description 58
- 238000010438 heat treatment Methods 0.000 claims description 15
- -1 hydrogen ions Chemical class 0.000 claims description 9
- 238000005498 polishing Methods 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910012463 LiTaO3 Inorganic materials 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 239000001257 hydrogen Substances 0.000 claims description 4
- 229910052739 hydrogen Inorganic materials 0.000 claims description 4
- 229910002971 CaTiO3 Inorganic materials 0.000 claims description 3
- 229910003334 KNbO3 Inorganic materials 0.000 claims description 3
- 229910010086 LiAlO3 Inorganic materials 0.000 claims description 3
- 229910003327 LiNbO3 Inorganic materials 0.000 claims description 3
- 229910003781 PbTiO3 Inorganic materials 0.000 claims description 3
- 229910002113 barium titanate Inorganic materials 0.000 claims description 3
- 229910021523 barium zirconate Inorganic materials 0.000 claims description 3
- 239000001307 helium Substances 0.000 claims description 3
- 229910052734 helium Inorganic materials 0.000 claims description 3
- 238000003801 milling Methods 0.000 claims description 3
- 230000010070 molecular adhesion Effects 0.000 claims description 3
- 238000005070 sampling Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000005336 cracking Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000032798 delamination Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000007596 consolidation process Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000000678 plasma activation Methods 0.000 description 1
- 238000002294 plasma sputter deposition Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000001603 reducing effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
- H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
- H03H3/08—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
- H03H3/10—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves for obtaining desired frequency or temperature coefficient
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/01—Manufacture or treatment
- H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
- H10N30/072—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/85—Piezoelectric or electrostrictive active materials
- H10N30/853—Ceramic compositions
- H10N30/8536—Alkaline earth metal based oxides, e.g. barium titanates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/85—Piezoelectric or electrostrictive active materials
- H10N30/853—Ceramic compositions
- H10N30/8542—Alkali metal based oxides, e.g. lithium, sodium or potassium niobates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/85—Piezoelectric or electrostrictive active materials
- H10N30/853—Ceramic compositions
- H10N30/8548—Lead-based oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/85—Piezoelectric or electrostrictive active materials
- H10N30/853—Ceramic compositions
- H10N30/8548—Lead-based oxides
- H10N30/8554—Lead-zirconium titanate [PZT] based
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Acoustics & Sound (AREA)
- Materials Engineering (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Micromachines (AREA)
- Element Separation (AREA)
Description
厚層を構成する第1の材料の熱膨張係数と、支持基板を構成する第2の材料の熱膨張係数が、室温で少なくとも10%異なり、
ハンドリング基板の構成要素の熱膨張係数と支持体の構成要素の熱膨張係数との差が、絶対値で、厚層の熱膨張と支持基板の熱膨張の差よりも小さく、
注入される軽量種が、水素イオン及び/又はヘリウムイオンであり、
第1の材料が、LiTaO3、LiNbO3、LiAlO3、BaTiO3、PbZrTiO3、KNbO3、BaZrO3、CaTiO3、PbTiO3又はKTaO3などの強誘電性材料であり、
支持基板の材料が、シリコンであり、
ハンドリング基板が、支持基板と同じ性質のものであり、
ハンドリング基板が、支持基板の厚さと等しい厚さを有し、
厚層が、1つ又は複数の薄層のサンプリングを可能にするように10~400マイクロメートルの間の厚さを有し、
ドナー基板が、ソース基板とハンドリング基板を接合することによって得られ、
接合することが、分子接着(molecular adhesion)によって達成され、
ソース基板を薄化して、厚層を形成するステップが含まれ、
薄化するステップが、ミリング、並びに/又は機械化学的な研磨及び/若しくはエッチングによって実行される。
Claims (7)
- 第1の材料からなる薄層(3)を第2の材料からなる支持基板(7)に移転する方法であって、前記第1の材料及び前記第2の材料が異なる熱膨張係数を有する、方法において、
a 前記第1の材料から形成された厚層(1a)とハンドリング基板(1b)との組立体から構成されるドナー基板(1)を用意するステップであって、前記ハンドリング基板(1b)の構成要素の熱膨張係数と前記支持基板(7)の構成要素の熱膨張係数との差が、絶対値で、前記厚層(1a)の前記熱膨張係数と前記支持基板(7)の前記熱膨張係数の差よりも小さく、前記ドナー基板(1)が前記厚層(1a)側に主面(4)を有する、ステップと、
b 軽量種を前記厚層(1a)に導入して、前記厚層(1a)内に脆化面(2)を生成し、前記脆化面(2)と前記ドナー基板(1)の前記主面(4)との間に前記薄層(3)を画定するステップであって、注入される前記軽量種が、水素イオン及びヘリウムイオンのうちの一方のみである、ステップと、
c 前記ドナー基板の前記主面(4)と前記支持基板(7)の1つの面(6)を組み立てるステップと、
d 前記脆化面(2)から前記薄層(3)を分離するステップであって、熱処理を適用することを含む、ステップと、
を含み、
前記厚層(1a)を構成する前記第1の材料の前記熱膨張係数と、前記支持基板(7)を構成する前記第2の材料の前記熱膨張係数が、室温で少なくとも10%異なり、
前記第1の材料が、強誘電性材料であり、
前記ステップaが、
強誘電性材料のバルクブロックを前記ハンドリング基板(1b)に接合することと、
前記強誘電性材料のバルクブロックを薄化して前記厚層(1a)を形成することと、
を含む、ことを特徴とする、方法。 - 前記第1の材料が、LiTaO3、LiNbO3、LiAlO3、BaTiO3、PbZrTiO3、KNbO3、BaZrO3、CaTiO3、PbTiO3又はKTaO3などの強誘電性材料である、請求項1に記載の方法。
- 前記支持基板(7)の前記材料が、シリコンである、請求項1又は2に記載の方法。
- 前記ハンドリング基板(1b)が、前記支持基板(7)の厚さと等しい厚さを有する、請求項1~3のいずれか一項に記載の方法。
- 前記厚層(1a)が、1つ又は複数の薄層のサンプリングを可能にするように10~400マイクロメートルの間の厚さを有する、請求項1~4のいずれか一項に記載の方法。
- 前記接合することが、分子接着によって達成される、請求項1に記載の方法。
- 前記薄化することが、ミリング、並びに/又は機械化学的な研磨及び/若しくはエッチングによって実行される、請求項1に記載の方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2023094292A JP2023118728A (ja) | 2017-06-30 | 2023-06-07 | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1756116A FR3068508B1 (fr) | 2017-06-30 | 2017-06-30 | Procede de transfert d'une couche mince sur un substrat support presentant des coefficients de dilatation thermique differents |
FR1756116 | 2017-06-30 | ||
PCT/EP2018/066552 WO2019002080A1 (fr) | 2017-06-30 | 2018-06-21 | Procédé de transfert d'une couche mince sur un substrat support présentant des coefficients de dilatation thermique différents |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2023094292A Division JP2023118728A (ja) | 2017-06-30 | 2023-06-07 | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020526008A JP2020526008A (ja) | 2020-08-27 |
JP7522555B2 true JP7522555B2 (ja) | 2024-07-25 |
Family
ID=59930523
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019568021A Active JP7522555B2 (ja) | 2017-06-30 | 2018-06-21 | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 |
JP2023094292A Pending JP2023118728A (ja) | 2017-06-30 | 2023-06-07 | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2023094292A Pending JP2023118728A (ja) | 2017-06-30 | 2023-06-07 | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 |
Country Status (8)
Country | Link |
---|---|
US (2) | US11742817B2 (ja) |
EP (1) | EP3646374B1 (ja) |
JP (2) | JP7522555B2 (ja) |
KR (1) | KR102552244B1 (ja) |
CN (2) | CN110770893B (ja) |
FR (1) | FR3068508B1 (ja) |
SG (1) | SG11201913016SA (ja) |
WO (1) | WO2019002080A1 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11121139B2 (en) * | 2017-11-16 | 2021-09-14 | International Business Machines Corporation | Hafnium oxide and zirconium oxide based ferroelectric devices with textured iridium bottom electrodes |
FR3091618B1 (fr) * | 2019-01-09 | 2021-09-24 | Soitec Silicon On Insulator | Procédé de fabrication d’un substrat receveur pour une structure de type semi-conducteur sur isolant pour applications radiofrequences et procédé de fabrication d’une telle structure |
FR3094573B1 (fr) * | 2019-03-29 | 2021-08-13 | Soitec Silicon On Insulator | Procede de preparation d’une couche mince de materiau ferroelectrique |
FR3120159B1 (fr) | 2021-02-23 | 2023-06-23 | Soitec Silicon On Insulator | Procédé de préparation du résidu d’un substrat donneur ayant subi un prélèvement d’une couche par délamination |
FR3126809A1 (fr) | 2021-09-06 | 2023-03-10 | Soitec | Procede de transfert d’une couche utile sur une face avant d’un substrat support |
FR3129033B1 (fr) | 2021-11-10 | 2023-12-29 | Soitec Silicon On Insulator | Procede de preparation d’une couche mince en materiau ferroelectrique |
FR3135564B1 (fr) | 2022-05-11 | 2024-08-23 | Soitec Silicon On Insulator | Roue d’implantation pour former un plan de fragilisation dans une pluralité de plaquettes donneuses |
FR3140474A1 (fr) | 2022-09-30 | 2024-04-05 | Soitec | Substrat donneur et Procédé de fabrication d’un substrat donneur pour être utilisé dans un procédé de transfert de couche mince piézoélectrique. |
FR3144486A1 (fr) * | 2022-12-21 | 2024-06-28 | Soitec | Procédé de préparation d’une couche mince monodomaine en matériau ferroélectrique comprenant du lithium |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003224042A (ja) | 2001-12-21 | 2003-08-08 | Soi Tec Silicon On Insulator Technologies | 半導体薄層の移し換え方法とそれに使用するドナーウエハの製造方法 |
JP2016225538A (ja) | 2015-06-02 | 2016-12-28 | 信越化学工業株式会社 | 酸化物単結晶薄膜を備えた複合ウェーハの製造方法 |
WO2017068270A1 (fr) | 2015-10-20 | 2017-04-27 | Soitec | Structure composite et procédé de fabrication associé |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3194822B2 (ja) * | 1993-09-14 | 2001-08-06 | 松下電器産業株式会社 | 複合基板材料の製造方法 |
FR2748850B1 (fr) * | 1996-05-15 | 1998-07-24 | Commissariat Energie Atomique | Procede de realisation d'un film mince de materiau solide et applications de ce procede |
US7407869B2 (en) * | 2000-11-27 | 2008-08-05 | S.O.I.Tec Silicon On Insulator Technologies | Method for manufacturing a free-standing substrate made of monocrystalline semiconductor material |
US6593212B1 (en) * | 2001-10-29 | 2003-07-15 | The United States Of America As Represented By The Secretary Of The Navy | Method for making electro-optical devices using a hydrogenion splitting technique |
US20030186521A1 (en) * | 2002-03-29 | 2003-10-02 | Kub Francis J. | Method of transferring thin film functional material to a semiconductor substrate or optimized substrate using a hydrogen ion splitting technique |
FR2856192B1 (fr) | 2003-06-11 | 2005-07-29 | Soitec Silicon On Insulator | Procede de realisation de structure heterogene et structure obtenue par un tel procede |
US20040262686A1 (en) | 2003-06-26 | 2004-12-30 | Mohamad Shaheen | Layer transfer technique |
US9011598B2 (en) * | 2004-06-03 | 2015-04-21 | Soitec | Method for making a composite substrate and composite substrate according to the method |
JP2006007861A (ja) | 2004-06-23 | 2006-01-12 | Mazda Motor Corp | 車体構造 |
FR2910702B1 (fr) * | 2006-12-26 | 2009-04-03 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat mixte |
FR2914492A1 (fr) * | 2007-03-27 | 2008-10-03 | Soitec Silicon On Insulator | Procede de fabrication de structures avec couches ferroelectriques reportees. |
FR2914494A1 (fr) * | 2007-03-28 | 2008-10-03 | Soitec Silicon On Insulator | Procede de report d'une couche mince de materiau |
FR2918793B1 (fr) * | 2007-07-11 | 2009-10-09 | Commissariat Energie Atomique | Procede de fabrication d'un substrat semiconducteur-sur- isolant pour la microelectronique et l'optoelectronique. |
FR2921749B1 (fr) * | 2007-09-27 | 2014-08-29 | Soitec Silicon On Insulator | Procede de fabrication d'une structure comprenant un substrat et une couche deposee sur l'une de ses faces. |
FR2926672B1 (fr) * | 2008-01-21 | 2010-03-26 | Soitec Silicon On Insulator | Procede de fabrication de couches de materiau epitaxie |
FR2926674B1 (fr) * | 2008-01-21 | 2010-03-26 | Soitec Silicon On Insulator | Procede de fabrication d'une structure composite avec couche d'oxyde de collage stable |
CN101521155B (zh) * | 2008-02-29 | 2012-09-12 | 信越化学工业株式会社 | 制备具有单晶薄膜的基板的方法 |
JP5297219B2 (ja) * | 2008-02-29 | 2013-09-25 | 信越化学工業株式会社 | 単結晶薄膜を有する基板の製造方法 |
FR2938702B1 (fr) * | 2008-11-19 | 2011-03-04 | Soitec Silicon On Insulator | Preparation de surface d'un substrat saphir pour la realisation d'heterostructures |
FR2977069B1 (fr) * | 2011-06-23 | 2014-02-07 | Soitec Silicon On Insulator | Procede de fabrication d'une structure semi-conductrice mettant en oeuvre un collage temporaire |
AU2013222069A1 (en) * | 2012-02-26 | 2014-10-16 | Solexel, Inc. | Systems and methods for laser splitting and device layer transfer |
FR3007892B1 (fr) * | 2013-06-27 | 2015-07-31 | Commissariat Energie Atomique | Procede de transfert d'une couche mince avec apport d'energie thermique a une zone fragilisee via une couche inductive |
JP6396854B2 (ja) | 2015-06-02 | 2018-09-26 | 信越化学工業株式会社 | 酸化物単結晶薄膜を備えた複合ウェーハの製造方法 |
-
2017
- 2017-06-30 FR FR1756116A patent/FR3068508B1/fr active Active
-
2018
- 2018-06-21 US US16/618,696 patent/US11742817B2/en active Active
- 2018-06-21 SG SG11201913016SA patent/SG11201913016SA/en unknown
- 2018-06-21 EP EP18732347.2A patent/EP3646374B1/fr active Active
- 2018-06-21 WO PCT/EP2018/066552 patent/WO2019002080A1/fr active Application Filing
- 2018-06-21 KR KR1020207000833A patent/KR102552244B1/ko active IP Right Grant
- 2018-06-21 JP JP2019568021A patent/JP7522555B2/ja active Active
- 2018-06-21 CN CN201880041487.4A patent/CN110770893B/zh active Active
- 2018-06-21 CN CN202311552136.9A patent/CN117497482A/zh active Pending
-
2023
- 2023-06-07 JP JP2023094292A patent/JP2023118728A/ja active Pending
- 2023-07-07 US US18/348,940 patent/US20230353115A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003224042A (ja) | 2001-12-21 | 2003-08-08 | Soi Tec Silicon On Insulator Technologies | 半導体薄層の移し換え方法とそれに使用するドナーウエハの製造方法 |
JP2016225538A (ja) | 2015-06-02 | 2016-12-28 | 信越化学工業株式会社 | 酸化物単結晶薄膜を備えた複合ウェーハの製造方法 |
WO2017068270A1 (fr) | 2015-10-20 | 2017-04-27 | Soitec | Structure composite et procédé de fabrication associé |
Also Published As
Publication number | Publication date |
---|---|
US20200186117A1 (en) | 2020-06-11 |
KR20200019677A (ko) | 2020-02-24 |
WO2019002080A1 (fr) | 2019-01-03 |
JP2020526008A (ja) | 2020-08-27 |
CN110770893B (zh) | 2023-12-08 |
FR3068508B1 (fr) | 2019-07-26 |
EP3646374A1 (fr) | 2020-05-06 |
SG11201913016SA (en) | 2020-01-30 |
FR3068508A1 (fr) | 2019-01-04 |
JP2023118728A (ja) | 2023-08-25 |
US11742817B2 (en) | 2023-08-29 |
KR102552244B1 (ko) | 2023-07-06 |
CN117497482A (zh) | 2024-02-02 |
CN110770893A (zh) | 2020-02-07 |
EP3646374B1 (fr) | 2021-05-19 |
US20230353115A1 (en) | 2023-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7522555B2 (ja) | 異なる熱膨張係数を有する支持基板に薄層を移転する方法 | |
TWI843831B (zh) | 用於製備鐵電材料薄膜之方法 | |
US20070029043A1 (en) | Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process | |
US20220285520A1 (en) | Process for preparing a thin layer of ferroelectric material | |
US8367519B2 (en) | Method for the preparation of a multi-layered crystalline structure | |
JP2013516767A5 (ja) | ||
US8951809B2 (en) | Method of transfer by means of a ferroelectric substrate | |
CN113193109A (zh) | 一种复合薄膜的制备方法及复合薄膜 | |
FR3054930A1 (ja) | ||
TW202338916A (zh) | 用於製備鐵電材料薄膜之方法 | |
TWI762755B (zh) | 可分離結構及應用所述結構之分離方法 | |
TWI773852B (zh) | 製備施體底材殘餘物之方法,從該方法獲得之底材,以及此種底材之應用 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210608 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220616 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220719 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221019 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20230207 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230607 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20230616 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20230818 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240527 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240712 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7522555 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |