JP7485601B2 - 記憶装置 - Google Patents
記憶装置 Download PDFInfo
- Publication number
- JP7485601B2 JP7485601B2 JP2020535328A JP2020535328A JP7485601B2 JP 7485601 B2 JP7485601 B2 JP 7485601B2 JP 2020535328 A JP2020535328 A JP 2020535328A JP 2020535328 A JP2020535328 A JP 2020535328A JP 7485601 B2 JP7485601 B2 JP 7485601B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- oxide
- layer
- memory
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/251—Source or drain electrodes for field-effect devices
- H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/6733—Multi-gate TFTs
- H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Memories (AREA)
- Dram (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2024074959A JP2024097866A (ja) | 2018-08-09 | 2024-05-02 | 記憶装置 |
| JP2025166461A JP2025185067A (ja) | 2018-08-09 | 2025-10-02 | 記憶装置 |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018150595 | 2018-08-09 | ||
| JP2018150387 | 2018-08-09 | ||
| JP2018150595 | 2018-08-09 | ||
| JP2018150387 | 2018-08-09 | ||
| PCT/IB2019/056433 WO2020031015A1 (ja) | 2018-08-09 | 2019-07-29 | 記憶装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024074959A Division JP2024097866A (ja) | 2018-08-09 | 2024-05-02 | 記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2020031015A1 JPWO2020031015A1 (https=) | 2020-02-13 |
| JPWO2020031015A5 JPWO2020031015A5 (https=) | 2022-09-14 |
| JP7485601B2 true JP7485601B2 (ja) | 2024-05-16 |
Family
ID=69415410
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020535328A Active JP7485601B2 (ja) | 2018-08-09 | 2019-07-29 | 記憶装置 |
| JP2024074959A Withdrawn JP2024097866A (ja) | 2018-08-09 | 2024-05-02 | 記憶装置 |
| JP2025166461A Pending JP2025185067A (ja) | 2018-08-09 | 2025-10-02 | 記憶装置 |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024074959A Withdrawn JP2024097866A (ja) | 2018-08-09 | 2024-05-02 | 記憶装置 |
| JP2025166461A Pending JP2025185067A (ja) | 2018-08-09 | 2025-10-02 | 記憶装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US11961916B2 (https=) |
| JP (3) | JP7485601B2 (https=) |
| KR (2) | KR102927319B1 (https=) |
| CN (1) | CN112640089B (https=) |
| WO (1) | WO2020031015A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7160894B2 (ja) * | 2018-02-23 | 2022-10-25 | 株式会社半導体エネルギー研究所 | 記憶装置 |
| CN115568206A (zh) * | 2021-07-02 | 2023-01-03 | 长鑫存储技术有限公司 | 存储单元及其制备方法、存储器及其制备方法 |
| CN116863974B (zh) * | 2023-09-05 | 2023-11-21 | 北京超弦存储器研究院 | 半导体器件及电子设备 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008078645A (ja) | 2006-09-08 | 2008-04-03 | Qimonda Ag | トランジスタおよびメモリセルアレイ |
| JP2015216203A (ja) | 2014-05-09 | 2015-12-03 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP2016213468A (ja) | 2015-05-11 | 2016-12-15 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP2017120937A (ja) | 2011-03-25 | 2017-07-06 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| JP2017162538A (ja) | 2011-04-29 | 2017-09-14 | 株式会社半導体エネルギー研究所 | 半導体記憶装置 |
| JP2018073453A (ja) | 2016-10-20 | 2018-05-10 | 株式会社半導体エネルギー研究所 | 記憶装置とその動作方法、並びに半導体装置、電子部品および電子機器 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69126559T2 (de) | 1990-02-26 | 1997-10-02 | Nippon Electric Co | Halbleiterspeicheranordnung |
| JP3013458B2 (ja) * | 1990-02-26 | 2000-02-28 | 日本電気株式会社 | 半導体記憶装置 |
| KR100565941B1 (ko) | 1997-06-16 | 2006-03-30 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체집적회로장치 |
| US6091622A (en) | 1997-12-12 | 2000-07-18 | Lg Semicon Co., Ltd. | Nonvolatile ferroelectric memory device |
| US6072711A (en) | 1997-12-12 | 2000-06-06 | Lg Semicon Co., Ltd. | Ferroelectric memory device without a separate cell plate line and method of making the same |
| US6125051A (en) | 1997-12-12 | 2000-09-26 | Hyundai Electronics Industries Co., Ltd. | Circuit for driving nonvolatile ferroelectric memory |
| US6128213A (en) | 1997-12-12 | 2000-10-03 | Lg Semicon Co., Ltd. | Nonvolatile ferroelectric memory and a method of manufacturing the same |
| KR100261174B1 (ko) | 1997-12-12 | 2000-07-01 | 김영환 | 비휘발성 강유전체 메모리 및 그의 제조 방법 |
| US6418043B1 (en) | 1997-12-12 | 2002-07-09 | Hyundai Electronics Industries Co., Ltd. | Circuit for driving nonvolatile ferroelectric memory |
| KR100268909B1 (ko) * | 1998-04-22 | 2000-10-16 | 김영환 | 비휘발성 강유전체 메모리 소자 |
| US6091623A (en) | 1997-12-12 | 2000-07-18 | Lg Semicon Co., Ltd. | Split word line ferroelectric memory |
| US6091624A (en) | 1997-12-12 | 2000-07-18 | Lg Semicon Co., Ltd. | SWL ferroelectric memory and circuit for driving the same |
| JP3910047B2 (ja) | 2001-11-20 | 2007-04-25 | 松下電器産業株式会社 | 半導体記憶装置 |
| US7910986B2 (en) | 2007-05-31 | 2011-03-22 | Elpida Memory, Inc. | Semiconductor memory device and data processing system |
| TWI555128B (zh) | 2010-08-06 | 2016-10-21 | 半導體能源研究所股份有限公司 | 半導體裝置及半導體裝置的驅動方法 |
| US8455180B2 (en) * | 2010-10-29 | 2013-06-04 | Texas Instruments Incorporated | Gate CD control using local design on both sides of neighboring dummy gate level features |
| JP2015216179A (ja) * | 2014-05-08 | 2015-12-03 | 株式会社東芝 | 半導体記憶装置 |
| WO2016092416A1 (en) * | 2014-12-11 | 2016-06-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, memory device, and electronic device |
| JP2018032839A (ja) * | 2015-12-11 | 2018-03-01 | 株式会社半導体エネルギー研究所 | トランジスタ、回路、半導体装置、表示装置および電子機器 |
| JP6517720B2 (ja) * | 2016-03-16 | 2019-05-22 | 東芝メモリ株式会社 | 半導体記憶装置 |
| WO2019220983A1 (ja) * | 2018-05-17 | 2019-11-21 | 株式会社ソシオネクスト | 半導体集積回路装置 |
-
2019
- 2019-07-29 KR KR1020247038503A patent/KR102927319B1/ko active Active
- 2019-07-29 WO PCT/IB2019/056433 patent/WO2020031015A1/ja not_active Ceased
- 2019-07-29 KR KR1020217004369A patent/KR102734785B1/ko active Active
- 2019-07-29 CN CN201980051607.3A patent/CN112640089B/zh active Active
- 2019-07-29 JP JP2020535328A patent/JP7485601B2/ja active Active
- 2019-07-29 US US17/261,665 patent/US11961916B2/en active Active
-
2024
- 2024-04-02 US US18/624,513 patent/US12604498B2/en active Active
- 2024-05-02 JP JP2024074959A patent/JP2024097866A/ja not_active Withdrawn
-
2025
- 2025-10-02 JP JP2025166461A patent/JP2025185067A/ja active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008078645A (ja) | 2006-09-08 | 2008-04-03 | Qimonda Ag | トランジスタおよびメモリセルアレイ |
| JP2017120937A (ja) | 2011-03-25 | 2017-07-06 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| JP2017162538A (ja) | 2011-04-29 | 2017-09-14 | 株式会社半導体エネルギー研究所 | 半導体記憶装置 |
| JP2015216203A (ja) | 2014-05-09 | 2015-12-03 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP2016213468A (ja) | 2015-05-11 | 2016-12-15 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP2018073453A (ja) | 2016-10-20 | 2018-05-10 | 株式会社半導体エネルギー研究所 | 記憶装置とその動作方法、並びに半導体装置、電子部品および電子機器 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2024097866A (ja) | 2024-07-19 |
| CN112640089B (zh) | 2026-02-24 |
| KR102927319B1 (ko) | 2026-02-19 |
| KR20210039392A (ko) | 2021-04-09 |
| US20240250182A1 (en) | 2024-07-25 |
| JP2025185067A (ja) | 2025-12-18 |
| US11961916B2 (en) | 2024-04-16 |
| WO2020031015A1 (ja) | 2020-02-13 |
| US12604498B2 (en) | 2026-04-14 |
| KR102734785B1 (ko) | 2024-11-28 |
| US20210273110A1 (en) | 2021-09-02 |
| CN112640089A (zh) | 2021-04-09 |
| JPWO2020031015A1 (https=) | 2020-02-13 |
| KR20240169720A (ko) | 2024-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102602338B1 (ko) | 기억 장치 | |
| JP7615365B2 (ja) | 半導体装置 | |
| US12604498B2 (en) | Memory device | |
| JP7642113B2 (ja) | 半導体装置 | |
| JP2024019354A (ja) | 記憶装置 | |
| JP7171226B2 (ja) | 記憶装置 | |
| WO2023156883A1 (ja) | 半導体装置、及び半導体装置の作製方法 | |
| CN118575282A (zh) | 半导体装置 | |
| JP2025188139A (ja) | 半導体装置の作製方法 | |
| CN115968502A (zh) | 半导体装置的制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220729 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220729 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230704 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230828 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20231205 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240116 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240416 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240502 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7485601 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |