JP7244508B2 - 光チャネル密度増加のためのクロック回復回路、システムおよび実装 - Google Patents
光チャネル密度増加のためのクロック回復回路、システムおよび実装 Download PDFInfo
- Publication number
- JP7244508B2 JP7244508B2 JP2020523248A JP2020523248A JP7244508B2 JP 7244508 B2 JP7244508 B2 JP 7244508B2 JP 2020523248 A JP2020523248 A JP 2020523248A JP 2020523248 A JP2020523248 A JP 2020523248A JP 7244508 B2 JP7244508 B2 JP 7244508B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- channel
- clock recovery
- flexible grid
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/616—Details of the electronic signal processing in coherent optical receivers
- H04B10/6165—Estimation of the phase of the received optical signal, phase error estimation or phase error correction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
- H03L7/235—Nested phase locked loops
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/50—Transmitters
- H04B10/572—Wavelength control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/616—Details of the electronic signal processing in coherent optical receivers
- H04B10/6163—Compensation of non-linear effects in the fiber optic link, e.g. self-phase modulation [SPM], cross-phase modulation [XPM], four wave mixing [FWM]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/61—Coherent receivers
- H04B10/616—Details of the electronic signal processing in coherent optical receivers
- H04B10/6164—Estimation or correction of the frequency offset between the received optical signal and the optical local oscillator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
- H04B10/697—Arrangements for reducing noise and distortion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
- H04L7/0335—Gardner detector
Description
として表される。
ジッタ(合計)=ジッタ(受信信号)+ジッタ(受信機) (2)
Jinterference(間隔)<Jspec-Jchannel-Jtx-Jrx
Claims (12)
- 位相ロックループ回路であって、基準クロックを受信し、位相ノイズの低減後に前記位相ロックループ回路の出力を、受信した前記基準クロックと結合することによって発生されるサンプリング信号を出力するように構成された位相ロックループ回路と、
受信信号と前記サンプリング信号との間の位相差を決定し、その位相差に基づいて制御信号を決定し、その制御信号を利用して前記位相ロックループ回路のクロック回復帯域幅を設定するように構成されたクロック回復回路とを有し、
前記クロック回復帯域幅は、隣接するチャネル干渉をフィルタリングにより除去するように最小化され、
前記クロック回復帯域幅は、所定の光信号対ノイズ比に対して受信チャネルのチャネル間隔を最適化するように設定されている、
フレキシブルグリッド光受信回路。 - 前記クロック回復回路は、隣接するチャネルからのジッタマージンを推定し、その推定されたジッタマージンを利用して、最適化されたチャネル間隔を設定するように構成されている、請求項1に記載のフレキシブルグリッド光受信回路。
- 前記受信信号が超ナイキスト動作モードである、請求項1又は2に記載のフレキシブルグリッド光受信回路。
- 前記クロック回復回路は、前記サンプリング信号のフィードバック信号のコピーが制御信号に基づいて遅延され、または進められて隣接チャネル干渉をフィルタリングするように、前記位相ロックループ回路とクロック回復回路とを結合するように構成された位相回転子を含む、請求項1から3までのいずれか一項に記載のフレキシブルグリッド光受信回路。
- 前記クロック回復回路は、前記受信信号に関連する基準クロックを調整するように構成されている、請求項1から3までのいずれか一項に記載のフレキシブルグリッド光受信回路。
- 前記基準クロックは調整可能な周波数を有し、前記制御信号は、隣接チャネル干渉をフィルタリングすべく前記基準クロックの周波数を制御するために採用され、調整された前記基準クロックは、前記サンプリング信号のフィードバック信号のコピーと組み合わされる、請求項5に記載のフレキシブルグリッド光受信回路。
- 請求項1から6までのいずれか一項に記載のフレキシブルグリッド光受信回路を含む1つまたは複数のフレキシブルグリッドモデムと、
前記1つまたは複数のフレキシブルグリッドモデムに通信可能に結合され、以下のように構成された帯域幅使用コントローラとを有し、
前記帯域幅使用コントローラは、
前記1つまたは複数のフレキシブルグリッドモデム上の新規チャネルに対する所定の光信号対ノイズ比目標に対して、前記新規チャネルに必要な光信号対ノイズ比を決定し、
前記1つまたは複数のフレキシブルグリッドモデムに関連する隣接チャネルから推定されたジッタマージンを取得し、
前記推定されたジッタマージンを、前記所定の光信号対ノイズ比目標に基づいて、新規チャネルのチャネル間隔に変換するように構成されている、
フレキシブルグリッド光学システム。 - 前記推定されたジッタマージンと、前記所定の光信号対ノイズ比目標に基づく前記新規チャネルのチャネル間隔との関係が予め定められている、請求項7に記載のフレキシブルグリッド光学システム。
- 前記推定されたジッタマージンは、既存のチャネル情報と前記所定の光信号対ノイズ比目標に関して、最適なクロック回復パラメータを提供するように変換される、請求項7に記載のフレキシブルグリッド光学システム。
- 請求項1から6までのいずれか一項に記載のフレキシブルグリッド光受信回路を含む1つまたは複数のフレキシブルグリッドモデムを用いて、
前記1つまたは複数のフレキシブルグリッドモデム上の新規チャネルに対する所定の光信号対ノイズ比目標に対して、前記新規チャネルに必要な光信号対ノイズ比を決定し、
前記1つまたは複数のフレキシブルグリッドモデムに関連する隣接チャネルから推定されたジッタマージンを取得し、
前記推定されたジッタマージンを、前記所定の光信号対ノイズ比目標に基づいて、新規チャネルのチャネル間隔に変換する、
方法。 - 前記推定されたジッタマージンと、前記所定の光信号対ノイズ比目標に基づく前記新規チャネルのチャネル間隔との関係が予め定められている、請求項10に記載の方法。
- 前記推定されたジッタマージンは、既存のチャネル情報と前記所定の光信号対ノイズ比目標に関して、最適なクロック回復パラメータを提供するように変換される、請求項10に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/795,676 US10243671B1 (en) | 2017-10-27 | 2017-10-27 | Clock recovery circuits, systems and implementation for increased optical channel density |
US15/795,676 | 2017-10-27 | ||
PCT/US2018/056851 WO2019083878A1 (en) | 2017-10-27 | 2018-10-22 | CIRCUITS, SYSTEMS AND IMPLEMENTATION OF CLOCK FREQUENCY RECOVERY FOR INCREASED OPTICAL CHANNEL DENSITY |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2021501516A JP2021501516A (ja) | 2021-01-14 |
JP2021501516A5 JP2021501516A5 (ja) | 2021-10-07 |
JP7244508B2 true JP7244508B2 (ja) | 2023-03-22 |
Family
ID=64316986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020523248A Active JP7244508B2 (ja) | 2017-10-27 | 2018-10-22 | 光チャネル密度増加のためのクロック回復回路、システムおよび実装 |
Country Status (4)
Country | Link |
---|---|
US (2) | US10243671B1 (ja) |
EP (1) | EP3701645A1 (ja) |
JP (1) | JP7244508B2 (ja) |
WO (1) | WO2019083878A1 (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10805064B1 (en) | 2019-04-23 | 2020-10-13 | Ciena Corporation | Built-in jitter loading and state of polarization generation to characterize optical transceivers |
US10715169B1 (en) | 2019-05-21 | 2020-07-14 | Ciena Corporation | Coarse-fine gain-tracking loop and method of operating |
US11228403B2 (en) * | 2019-12-09 | 2022-01-18 | Skyworks Solutions, Inc. | Jitter self-test using timestamps |
CN111092714B (zh) * | 2019-12-10 | 2022-05-06 | 中国科学院微电子研究所 | 一种高速信号时钟恢复方法及装置 |
US11119854B2 (en) * | 2020-02-14 | 2021-09-14 | Elite Semiconductor Memory Technology Inc. | Method of controlling verification operations for error correction of non-volatile memory device, and non-volatile memory device |
US10985900B1 (en) | 2020-03-03 | 2021-04-20 | Ciena Corporation | Estimating clock phase error based on channel conditions |
US11381306B2 (en) * | 2020-04-29 | 2022-07-05 | Cisco Technology, Inc. | Bisection searching algorithm to derive optimum baud rate with maximum spectral efficiency exploiting Q-margin-to-SNR-margin conversion |
US11558061B2 (en) | 2021-04-22 | 2023-01-17 | Ciena Corporation | ADC self-calibration with on-chip circuit and method |
US11463093B1 (en) | 2021-05-12 | 2022-10-04 | Ciena Corporation | Reducing non-linearities of a phase rotator |
US11750287B2 (en) | 2021-05-25 | 2023-09-05 | Ciena Corporation | Optical DSP operating at half-baud rate with full data rate converters |
US11770203B2 (en) * | 2021-09-09 | 2023-09-26 | Ciena Corporation | Matching transmitters with receivers for making network-level assignments |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008535387A (ja) | 2005-03-30 | 2008-08-28 | シリコン・ラボラトリーズ・インコーポレイテッド | 非同期基準クロックを用いたデータクリーニング |
JP2016521027A (ja) | 2013-03-30 | 2016-07-14 | ゼットティーイー コーポレーションZte Corporation | 直交位相シフトキーイング変調された光信号からのデータ復元 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4454798B2 (ja) * | 2000-06-09 | 2010-04-21 | Necエレクトロニクス株式会社 | クロック再生装置 |
US20060024062A1 (en) | 2004-07-28 | 2006-02-02 | Nortel Networks Limited | Pre-compensation for modulator distortion in optical systems |
US7492849B2 (en) * | 2005-05-10 | 2009-02-17 | Ftd Solutions Pte., Ltd. | Single-VCO CDR for TMDS data at gigabit rate |
US7492195B1 (en) * | 2005-06-22 | 2009-02-17 | Cypress Semiconductor Corp. | Agile, low phase noise clock synthesizer and jitter attenuator |
US7742507B1 (en) | 2006-03-28 | 2010-06-22 | Nortel Networks Limited | Method and system for phase and byte alignment on a multiplexed high speed bus |
US20080240230A1 (en) * | 2007-03-29 | 2008-10-02 | Horizon Semiconductors Ltd. | Media processor with an integrated TV receiver |
US8849882B2 (en) | 2007-10-19 | 2014-09-30 | The Royal Institution for the Association of Learning | Generation of an analog Gaussian noise signal having predetermined characteristics |
US8855215B2 (en) | 2011-05-09 | 2014-10-07 | The Royal Institution For The Advancement Of Learning/Mcgill University | Phase/frequency synthesis using periodic sigma-delta modulated bit-stream techniques |
US8497716B2 (en) * | 2011-08-05 | 2013-07-30 | Qualcomm Incorporated | Phase locked loop with phase correction in the feedback loop |
US8384452B1 (en) * | 2011-09-13 | 2013-02-26 | Cortina Systems, Inc. | Integrated jitter compliant low bandwidth phase locked loops |
US8786337B2 (en) * | 2012-05-14 | 2014-07-22 | Ensphere Solutions, Inc. | Low jitter clock generator for multiple lanes high speed data transmitter |
US9037104B2 (en) * | 2013-02-04 | 2015-05-19 | Qualcomm, Incorporated | Receiver that reconfigures between zero intermediate frequency and direct sampling based on channel conditions |
US9225430B2 (en) | 2013-05-20 | 2015-12-29 | Ciena Corporation | Digital noise loading for optical receivers |
US9537493B2 (en) * | 2014-05-21 | 2017-01-03 | Robert Bosch Gmbh | Phase lock loop circuit having a wide bandwidth |
US9634826B1 (en) * | 2015-11-30 | 2017-04-25 | Intel Corporation | Apparatus and method for automatic bandwidth calibration for phase locked loop |
US9787466B2 (en) | 2016-03-09 | 2017-10-10 | Ciena Corporation | High order hybrid phase locked loop with digital scheme for jitter suppression |
EP3602845B1 (en) * | 2017-03-21 | 2021-09-22 | Bifrost Communications APS | Optical communication systems, devices, and methods including high performance optical receivers |
US10063367B1 (en) * | 2017-04-28 | 2018-08-28 | Ciena Corporation | Optical clock recovery using feedback phase rotator with non-linear compensation |
-
2017
- 2017-10-27 US US15/795,676 patent/US10243671B1/en active Active
-
2018
- 2018-10-22 JP JP2020523248A patent/JP7244508B2/ja active Active
- 2018-10-22 EP EP18803818.6A patent/EP3701645A1/en active Pending
- 2018-10-22 WO PCT/US2018/056851 patent/WO2019083878A1/en unknown
-
2019
- 2019-02-07 US US16/270,203 patent/US10855380B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008535387A (ja) | 2005-03-30 | 2008-08-28 | シリコン・ラボラトリーズ・インコーポレイテッド | 非同期基準クロックを用いたデータクリーニング |
JP2016521027A (ja) | 2013-03-30 | 2016-07-14 | ゼットティーイー コーポレーションZte Corporation | 直交位相シフトキーイング変調された光信号からのデータ復元 |
Also Published As
Publication number | Publication date |
---|---|
US20190190617A1 (en) | 2019-06-20 |
US10243671B1 (en) | 2019-03-26 |
WO2019083878A1 (en) | 2019-05-02 |
EP3701645A1 (en) | 2020-09-02 |
US10855380B2 (en) | 2020-12-01 |
JP2021501516A (ja) | 2021-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7244508B2 (ja) | 光チャネル密度増加のためのクロック回復回路、システムおよび実装 | |
US10944478B2 (en) | Fiber communication systems and methods | |
US9831947B2 (en) | Margin determination systems and methods in optical networks | |
US9698905B2 (en) | Optical transmission system, optical transmission apparatus and wavelength spacing measurement apparatus | |
US9831976B2 (en) | Optical transmission apparatus, optical transmission system, and transmission wavelength control method | |
Cugini et al. | Push-pull defragmentation without traffic disruption in flexible grid optical networks | |
US8855498B2 (en) | Skew suppression method and optical transmission system | |
KR101605683B1 (ko) | 개선된 주파수 로킹을 갖는 코히어런트 트랜스폰더 | |
Fice et al. | Homodyne coherent optical receiver using an optical injection phase-lock loop | |
US9325424B2 (en) | Optical phase compensation device, optical receiver, and optical phase compensation method | |
US9401765B2 (en) | Frequency offset estimation circuit and frequency offset estimation method | |
JP2008010971A (ja) | 高速分散補償制御装置 | |
US9800326B2 (en) | Optical transmission device and protection wavelength selection method | |
US20070196111A1 (en) | Optic fiber network communication system with duobinary transceiver | |
Al-Qadi et al. | Phase noise measurements and performance of lasers with non-white FM noise for use in digital coherent optical systems | |
US20170019203A1 (en) | Optical receiver and method for updating tap coefficient of digital filter | |
Foggi et al. | Signal overlap for elastic optical networks | |
US20190081726A1 (en) | Processing parameter and resource sharing architecture for superchannel based transmission systems | |
Cugini et al. | Signal overlap for efficient 1+ 1 protection in elastic optical networks (EONs) | |
Deynu et al. | Phase noise effects on the performance of joint carrier phase recovery algorithms in phase-locked WDM superchannel transmission systems | |
Deynu et al. | Design of feedforward master–slave carrier phase recovery in frequency comb-based superchannel coherent transmission systems with nonlinear phase noise | |
Perelló et al. | Reducing the number of transceivers with probabilistic constellation shaping in flex-grid over MCF optical backbone networks | |
Lau et al. | Beyond 100 Gb/s: Advanced DSP techniques enabling high spectral efficiency and flexible optical communications | |
Ranzini et al. | Local and remote laser frequency control in point-to-multipoint networks using digital subcarriers | |
Fabrega et al. | Constant envelope coherent optical OFDM transceiver for elastic upgrade of transport network |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20210727 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20210729 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210802 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210802 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220906 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220913 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221213 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230307 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230309 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7244508 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |