JP7211954B2 - 低密度パリティチェック（ｌｄｐｃ）サーキュラーバッファレートマッチング - Google Patents

低密度パリティチェック（ｌｄｐｃ）サーキュラーバッファレートマッチング Download PDF

Info

Publication number
JP7211954B2
JP7211954B2 JP2019542602A JP2019542602A JP7211954B2 JP 7211954 B2 JP7211954 B2 JP 7211954B2 JP 2019542602 A JP2019542602 A JP 2019542602A JP 2019542602 A JP2019542602 A JP 2019542602A JP 7211954 B2 JP7211954 B2 JP 7211954B2
Authority
JP
Japan
Prior art keywords
circular buffer
bits
parity
systematic
information block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019542602A
Other languages
English (en)
Japanese (ja)
Other versions
JP2020507993A5 (OSRAM
JP2020507993A (ja
Inventor
ジョセフ・ビナミラ・ソリアガ
シュリニヴァス・クデカール
トーマス・ジョセフ・リチャードソン
ジン・ジアン
レンチュウ・ワン
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2020507993A publication Critical patent/JP2020507993A/ja
Publication of JP2020507993A5 publication Critical patent/JP2020507993A5/ja
Application granted granted Critical
Publication of JP7211954B2 publication Critical patent/JP7211954B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H03M13/1188—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal wherein in the part with the double-diagonal at least one column has an odd column weight equal or greater than three
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • H03M13/6393—Rate compatible low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H04L1/0058—Block-coded modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]
    • H04L1/1819—Hybrid protocols; Hybrid automatic repeat request [HARQ] with retransmission of additional or different redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
JP2019542602A 2017-02-13 2018-02-13 低密度パリティチェック（ｌｄｐｃ）サーキュラーバッファレートマッチング Active JP7211954B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201762458495P 2017-02-13 2017-02-13
US62/458,495 2017-02-13
US15/894,197 2018-02-12
US15/894,197 US10348329B2 (en) 2017-02-13 2018-02-12 Low density parity check (LDPC) circular buffer rate matching
PCT/US2018/018034 WO2018148742A1 (en) 2017-02-13 2018-02-13 Low density parity check (ldpc) circular buffer rate matching

Publications (3)

Publication Number Publication Date
JP2020507993A JP2020507993A (ja) 2020-03-12
JP2020507993A5 JP2020507993A5 (OSRAM) 2021-03-11
JP7211954B2 true JP7211954B2 (ja) 2023-01-24

Family

ID=63105487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019542602A Active JP7211954B2 (ja) 2017-02-13 2018-02-13 低密度パリティチェック（ｌｄｐｃ）サーキュラーバッファレートマッチング

Country Status (9)

Country Link
US (1) US10348329B2 (OSRAM)
EP (1) EP3580851B1 (OSRAM)
JP (1) JP7211954B2 (OSRAM)
KR (1) KR102652057B1 (OSRAM)
CN (1) CN110249538B (OSRAM)
BR (1) BR112019016626A2 (OSRAM)
SG (1) SG11201905916SA (OSRAM)
TW (1) TWI751284B (OSRAM)
WO (1) WO2018148742A1 (OSRAM)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10784901B2 (en) 2015-11-12 2020-09-22 Qualcomm Incorporated Puncturing for structured low density parity check (LDPC) codes
US10469104B2 (en) 2016-06-14 2019-11-05 Qualcomm Incorporated Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes
CN108400832B (zh) * 2017-02-06 2022-09-09 华为技术有限公司 数据处理方法和通信设备
CN108809509B (zh) * 2017-05-05 2021-01-22 电信科学技术研究院 低密度奇偶校验码的基础图选择方法及装置
US10312939B2 (en) 2017-06-10 2019-06-04 Qualcomm Incorporated Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code
US12476733B2 (en) 2017-06-19 2025-11-18 Qualcomm Incorporated Communication techniques with self-decodable redundancy versions (RVs) using systematic codes
EP3649755B1 (en) 2017-07-07 2023-09-20 QUALCOMM Incorporated Communication techniques applying low-density parity-check code base graph selection
CN109391360B (zh) 2017-08-11 2022-04-12 中兴通讯股份有限公司 数据编码方法及装置
US11973593B2 (en) * 2018-02-23 2024-04-30 Nokia Technologies Oy LDPC codes for 3GPP NR ultra-reliable low-latency communications
JP2022516802A (ja) * 2019-01-11 2022-03-02 華為技術有限公司 ワイヤレスネットワークでのデータ再送信
WO2020199225A1 (en) * 2019-04-05 2020-10-08 Qualcomm Incorporated Rate matching for different transmission modes
WO2021010623A1 (ko) * 2019-07-12 2021-01-21 엘지전자 주식회사 Harq 동작을 위한 인코딩 기법
CN112865810A (zh) * 2019-11-28 2021-05-28 华为技术有限公司 编译码方法及装置
WO2021159057A1 (en) * 2020-02-07 2021-08-12 Ofinno, Llc Transmission and access in wireless networks
US11411779B2 (en) 2020-03-31 2022-08-09 XCOM Labs, Inc. Reference signal channel estimation
EP4229846A4 (en) 2020-10-19 2024-12-11 Xcom Labs, Inc. REFERENCE SIGNAL FOR WIRELESS COMMUNICATION SYSTEMS
WO2022093988A1 (en) 2020-10-30 2022-05-05 XCOM Labs, Inc. Clustering and/or rate selection in multiple-input multiple-output communication systems
US11764911B2 (en) * 2021-04-05 2023-09-19 Nokia Technologies Oy Method of shifting redundancy version for the transmission of a transport block over multiple slots
WO2022241436A1 (en) 2021-05-14 2022-11-17 XCOM Labs, Inc. Scrambling identifiers for wireless communication systems
CN115811379A (zh) * 2021-09-15 2023-03-17 华为技术有限公司 编码方法、译码方法以及相关装置
US20230318758A1 (en) * 2022-04-04 2023-10-05 Qualcomm Incorporated Network coding for multi-link device networks
US20240348364A1 (en) * 2023-04-13 2024-10-17 Hong Kong Applied Science And Technology Research Institute Methods and apparatuses for facilitating de-rate matching of bits of transmitted symbols formed after a rate matching procedure
WO2025118454A1 (en) * 2023-12-05 2025-06-12 Huawei Technologies Co., Ltd. Rate matching method and apparatuses
WO2025216498A1 (ko) * 2024-04-08 2025-10-16 삼성전자 주식회사 통신 시스템에서 저밀도 패리티 검사 부호의 베이스 그래프를 설계하는 방법 및 그 베이스 그래프와 이를 위한 부호화/복호화 방법 및 장치

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633865B1 (en) 1999-12-23 2003-10-14 Pmc-Sierra Limited Multithreaded address resolution system
US6633856B2 (en) 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US6961888B2 (en) 2002-08-20 2005-11-01 Flarion Technologies, Inc. Methods and apparatus for encoding LDPC codes
CA2571262C (en) * 2004-06-16 2015-08-11 Infinera Corporation Universal digital framer architecture for transport of client signals of any client payload and format type
WO2007027052A1 (en) * 2005-08-30 2007-03-08 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a frequency division multiple access system, and system thereof
KR20070080392A (ko) * 2006-02-07 2007-08-10 삼성전자주식회사 저밀도 패러티 검사 부호의 천공 방법
US8726121B2 (en) * 2007-03-27 2014-05-13 Qualcomm Incorporated Circular buffer based rate matching
UA94655C2 (ru) * 2007-03-27 2011-05-25 Квелкомм Инкорпорейтед Выравнивание скорости передачи на основе циклического буфера
US9686044B2 (en) * 2007-03-27 2017-06-20 Qualcomm Incorporated Rate matching with multiple code block sizes
CN101075857B (zh) * 2007-04-29 2010-05-26 中兴通讯股份有限公司 一种turbo码的块交织及HARQ包生成方法
WO2008147123A1 (en) * 2007-05-29 2008-12-04 Samsung Electronics Co., Ltd. Apparatus and method for mapping symbols to resources in a mobile communication system
US20080301536A1 (en) * 2007-05-31 2008-12-04 Interdigital Technology Corporation Channel coding and rate matching for lte control channels
CN101325474B (zh) * 2007-06-12 2012-05-09 中兴通讯股份有限公司 Ldpc码的混合自动请求重传的信道编码及调制映射方法
US8416794B2 (en) * 2007-06-13 2013-04-09 Lg Electronics Inc. Method for sub-packet generation with adaptive bit index
US7890834B2 (en) * 2007-06-20 2011-02-15 Motorola Mobility, Inc. Apparatus comprising a circular buffer and method for assigning redundancy versions to a circular buffer
US8189559B2 (en) * 2007-07-23 2012-05-29 Samsung Electronics Co., Ltd. Rate matching for hybrid ARQ operations
US7986741B2 (en) * 2007-09-28 2011-07-26 Samsung Electronics Co., Ltd. Method and apparatus of improved circular buffer rate matching for turbo-coded MIMO-OFDM wireless systems
CN101188428B (zh) * 2007-12-10 2012-09-05 中兴通讯股份有限公司 一种ldpc码的有限长度循环缓存的速率匹配方法
US7924763B2 (en) * 2007-12-11 2011-04-12 Motorola Mobility, Inc. Method and appratus for rate matching within a communication system
CN101867443B (zh) * 2009-04-14 2015-05-20 中兴通讯股份有限公司 速率匹配方法和装置
TWI419481B (zh) * 2009-12-31 2013-12-11 Nat Univ Tsing Hua 低密度奇偶檢查碼編解碼器及其方法
US8566667B2 (en) * 2011-07-29 2013-10-22 Stec, Inc. Low density parity check code decoding system and method
US9753733B2 (en) * 2012-06-15 2017-09-05 Apple Inc. Methods, apparatus, and processors for packing multiple iterations of loop in a loop buffer
WO2014107030A1 (ko) * 2013-01-02 2014-07-10 엘지전자 주식회사 무선통신 시스템에서 단말의 데이터 전송 방법 및 상기 방법을 이용하는 단말
US20170230149A1 (en) 2013-07-11 2017-08-10 InterDigital Pantent Holdings, Inc. Systems and methods for smart harq for wifi
JP6357547B2 (ja) 2014-06-13 2018-07-11 華為技術有限公司Ｈｕａｗｅｉ Ｔｅｃｈｎｏｌｏｇｉｅｓ Ｃｏ．，Ｌｔｄ． インターリービング前に反復を、インターリービング後にパンクチャリングを実行する送信機デバイス及び受信機デバイス、並びにその方法
WO2017131813A1 (en) 2016-01-29 2017-08-03 Intel IP Corporation Rate matching using low-density parity-check codes
US10749631B2 (en) 2016-03-29 2020-08-18 Lg Electronics Inc. Method by which base station and terminal transmit and receive data signal in wireless communication system, and device for supporting same
US10362565B2 (en) 2016-06-29 2019-07-23 Lg Electronics Inc. Method and user equipment for transmitting uplink signal, and method and base station for receiving uplink signal

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Huawei, HiSilicon，On rate matching for LDPC codes[online]，3GPP TSG RAN WG1 #88 R1-1703365，Internet<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88/Docs/R1-1703365.zip>，2017年02月07日
Qualcomm Incorporated，LDPC rate compatible design[online]，3GPP TSG RAN WG1 adhoc_NR_AH_1701 R1-1700830，Internet<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1701/Docs/R1-1700830.zip>，2017年01月10日

Also Published As

Publication number Publication date
EP3580851A1 (en) 2019-12-18
KR102652057B1 (ko) 2024-03-27
US20180234114A1 (en) 2018-08-16
BR112019016626A2 (pt) 2020-04-07
KR20190113828A (ko) 2019-10-08
WO2018148742A1 (en) 2018-08-16
EP3580851B1 (en) 2024-07-24
TW201838344A (zh) 2018-10-16
SG11201905916SA (en) 2019-08-27
CN110249538A (zh) 2019-09-17
JP2020507993A (ja) 2020-03-12
CN110249538B (zh) 2023-07-14
US10348329B2 (en) 2019-07-09
TWI751284B (zh) 2022-01-01

Similar Documents

Publication Publication Date Title
JP7211954B2 (ja) 低密度パリティチェック（ｌｄｐｃ）サーキュラーバッファレートマッチング
JP6937808B2 (ja) 複数の低密度パリティチェック（ｌｄｐｃ）ベースグラフの設計
US10447303B2 (en) Low-density parity check (LDPC) incremental parity-check matrix rotation
JP7050785B2 (ja) 密度進化を用いたポーラー符号構築のためのネスト化構造
KR102264719B1 (ko) 재송신을 위한 채널 인코딩된 비트들의 심볼로의 맵핑
JP7102437B2 (ja) ポーラーコードのための効率的インターリーバ設計
EP3750247B1 (en) Low-density parity check (ldpc) parity bit storage for redundancy versions
HK40013387A (en) Low density parity check (ldpc) circular buffer rate matching
HK40013387B (en) Low density parity check (ldpc) circular buffer rate matching
HK40014022A (en) Multiple low density parity check (ldpc) base graph design

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210127

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210127

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20211223

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220131

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220427

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20220912

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221021

C60 Trial request (containing other claim documents, opposition documents)

Free format text: JAPANESE INTERMEDIATE CODE: C60

Effective date: 20221021

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20221031

C21 Notice of transfer of a case for reconsideration by examiners before appeal proceedings

Free format text: JAPANESE INTERMEDIATE CODE: C21

Effective date: 20221107

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20221219

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230112

R150 Certificate of patent or registration of utility model

Ref document number: 7211954

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150