JP7146920B2 - メモリ・コントローラを動作させる方法、デュアル・チャネル・モードからシングル・チャネル・モードに切り替える方法、およびメモリ・コントローラ - Google Patents

メモリ・コントローラを動作させる方法、デュアル・チャネル・モードからシングル・チャネル・モードに切り替える方法、およびメモリ・コントローラ Download PDF

Info

Publication number
JP7146920B2
JP7146920B2 JP2020533853A JP2020533853A JP7146920B2 JP 7146920 B2 JP7146920 B2 JP 7146920B2 JP 2020533853 A JP2020533853 A JP 2020533853A JP 2020533853 A JP2020533853 A JP 2020533853A JP 7146920 B2 JP7146920 B2 JP 7146920B2
Authority
JP
Japan
Prior art keywords
memory device
memory
ecc
data
channel mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020533853A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021509499A (ja
JP2021509499A5 (enExample
Inventor
マッキルベイン、ケヴィン
マウレ、ウォーレン
キム、キュ－ヒョン
セツラマン、サラヴァナン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2021509499A publication Critical patent/JP2021509499A/ja
Publication of JP2021509499A5 publication Critical patent/JP2021509499A5/ja
Application granted granted Critical
Publication of JP7146920B2 publication Critical patent/JP7146920B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/24—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using capacitors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair
    • G11C29/4401—Indication or identification of errors, e.g. for repair for self repair
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/52—Protection of memory contents; Detection of errors in memory contents
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Memory System (AREA)
JP2020533853A 2018-01-03 2018-12-18 メモリ・コントローラを動作させる方法、デュアル・チャネル・モードからシングル・チャネル・モードに切り替える方法、およびメモリ・コントローラ Active JP7146920B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/860,871 US10546628B2 (en) 2018-01-03 2018-01-03 Using dual channel memory as single channel memory with spares
US15/860,871 2018-01-03
PCT/IB2018/060237 WO2019135134A1 (en) 2018-01-03 2018-12-18 Using dual channel memory as single channel memory with spares

Publications (3)

Publication Number Publication Date
JP2021509499A JP2021509499A (ja) 2021-03-25
JP2021509499A5 JP2021509499A5 (enExample) 2021-07-26
JP7146920B2 true JP7146920B2 (ja) 2022-10-04

Family

ID=67059811

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020533853A Active JP7146920B2 (ja) 2018-01-03 2018-12-18 メモリ・コントローラを動作させる方法、デュアル・チャネル・モードからシングル・チャネル・モードに切り替える方法、およびメモリ・コントローラ

Country Status (5)

Country Link
US (2) US10546628B2 (enExample)
EP (1) EP3729272A4 (enExample)
JP (1) JP7146920B2 (enExample)
CN (1) CN111566621B (enExample)
WO (1) WO2019135134A1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11422707B2 (en) * 2017-12-21 2022-08-23 Advanced Micro Devices, Inc. Scheduling memory requests for a ganged memory device
US10546628B2 (en) * 2018-01-03 2020-01-28 International Business Machines Corporation Using dual channel memory as single channel memory with spares
US10606713B2 (en) 2018-01-03 2020-03-31 International Business Machines Corporation Using dual channel memory as single channel memory with command address recovery
US10606698B2 (en) * 2018-02-08 2020-03-31 Micron Technology, Inc. Mitigating an undetectable error when retrieving critical data during error handling
US10838831B2 (en) * 2018-05-14 2020-11-17 Micron Technology, Inc. Die-scope proximity disturb and defect remapping scheme for non-volatile memory
US11048597B2 (en) * 2018-05-14 2021-06-29 Micron Technology, Inc. Memory die remapping
US11055167B2 (en) 2018-05-14 2021-07-06 Micron Technology, Inc. Channel-scope proximity disturb and defect remapping scheme for non-volatile memory
JP7044974B2 (ja) * 2018-07-20 2022-03-31 富士通株式会社 プロセッサ及び情報処理装置
KR102770731B1 (ko) * 2018-10-24 2025-02-24 삼성전자주식회사 메모리 모듈 및 메모리 시스템의 동작 방법
CN111694772A (zh) * 2019-03-11 2020-09-22 澜起科技股份有限公司 存储器控制器
US11437114B1 (en) * 2020-05-04 2022-09-06 Meta Platforms, Inc. Reduced error correction code for dual channel DDR dynamic random-access memory
KR20210147131A (ko) 2020-05-27 2021-12-07 삼성전자주식회사 반도체 메모리 모듈을 액세스하는 방법
US12373287B2 (en) * 2021-01-22 2025-07-29 Intel Corporation Distribution of error checking and correction (ECC) bits to allocate ECC bits for metadata
EP4359905A4 (en) * 2021-06-23 2025-10-29 Rambus Inc FOUR-CHANNEL MEMORY MODULE RELIABILITY
US20220413768A1 (en) * 2021-06-28 2022-12-29 Rambus Inc. Memory module with double data rate command and data interfaces supporting two-channel and four-channel modes
US12164808B2 (en) 2021-10-12 2024-12-10 Rambus Inc. Quad-data-rate (QDR) host interface in a memory system
US11893240B2 (en) * 2021-10-28 2024-02-06 Qualcomm Incorporated Reducing latency in pseudo channel based memory systems
KR20230099477A (ko) 2021-12-27 2023-07-04 삼성전자주식회사 로우 해머 카운터 칩을 포함하는 메모리 모듈들, 이를 포함하는 메모리 시스템 및 메모리 시스템의 동작 방법
US12032443B2 (en) * 2022-01-22 2024-07-09 Micron Technology, Inc. Shadow DRAM with CRC+RAID architecture, system and method for high RAS feature in a CXL drive
CN116909804B (zh) * 2023-09-13 2023-12-01 上海云豹创芯智能科技有限公司 一种存储访问控制系统、方法、芯片及存储介质

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001142789A (ja) 1999-10-28 2001-05-25 Hewlett Packard Co <Hp> ローエンドサーバまたはワークステーション用のチップキル
JP2001167001A (ja) 1999-10-28 2001-06-22 Hewlett Packard Co <Hp> 自己回復するメモリ構成
JP2009217408A (ja) 2008-03-07 2009-09-24 Nec Corp データ格納装置のデータ復旧方法及びその装置並びにディスクアレイシステムのデータ復旧方法及びその装置
JP2010537311A (ja) 2007-08-22 2010-12-02 グローバルファウンドリーズ・インコーポレイテッド データチャネルを制御するための最適な解決策
JP2013503397A (ja) 2009-08-26 2013-01-31 クアルコム，インコーポレイテッド デュアルチャネル動作中にアドレス／コントロール信号をインターリーブすることによるシングルチャネルとデュアルチャネルのハイブリッドｄｄｒインターフェース方式
US20170199830A1 (en) 2016-01-11 2017-07-13 Intel Corporation Techniques to Access or Operate a Dual In-Line Memory Module via Multiple Data Channels
US20170287538A1 (en) 2016-04-05 2017-10-05 Integrated Device Technology, Inc. Flexible point-to-point memory topology

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7096407B2 (en) * 2003-02-18 2006-08-22 Hewlett-Packard Development Company, L.P. Technique for implementing chipkill in a memory system
US7165153B2 (en) 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
US8892942B2 (en) 2007-07-27 2014-11-18 Hewlett-Packard Development Company, L.P. Rank sparing system and method
KR101425957B1 (ko) 2007-08-21 2014-08-06 삼성전자주식회사 이씨씨 제어 회로 및 그것을 포함하는 멀티채널 메모리시스템
US9104557B2 (en) * 2008-08-01 2015-08-11 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Encoded chip select for supporting more memory ranks
US8086783B2 (en) 2009-02-23 2011-12-27 International Business Machines Corporation High availability memory system
US8176295B2 (en) 2009-04-20 2012-05-08 Imation Corp. Logical-to-physical address translation for a removable data storage device
WO2013028859A1 (en) 2011-08-24 2013-02-28 Rambus Inc. Methods and systems for mapping a peripheral function onto a legacy memory interface
US8902638B2 (en) 2011-09-16 2014-12-02 Inphi Corporation Replacement of a faulty memory cell with a spare cell for a memory circuit
US8719493B2 (en) 2012-03-21 2014-05-06 Dell Products L.P. Memory controller-independent memory sparing
WO2013147794A1 (en) 2012-03-29 2013-10-03 Intel Corporation Enhanced storage of metadata utilizing improved error detection and correction in computer memory
US8914704B2 (en) 2012-06-29 2014-12-16 Intel Corporation Mechanism for achieving high memory reliablity, availability and serviceability
US9087615B2 (en) * 2013-05-03 2015-07-21 International Business Machines Corporation Memory margin management
EP2979272A1 (en) 2013-07-31 2016-02-03 Hewlett-Packard Development Company, L.P. Off-memory-module ecc-supplemental memory system
US9128834B2 (en) 2013-09-24 2015-09-08 International Business Machines Corporation Implementing memory module communications with a host processor in multiported memory configurations
US9542268B2 (en) 2014-01-29 2017-01-10 Macronix International Co., Ltd. Dynamic data density ECC
US9852779B2 (en) 2014-03-12 2017-12-26 Futurewei Technologies, Inc. Dual-port DDR4-DIMMs of SDRAM and NVRAM for SSD-blades and multi-CPU servers
US20150310898A1 (en) 2014-04-23 2015-10-29 Diablo Technologies Inc. System and method for providing a configurable timing control for a memory system
US9600189B2 (en) * 2014-06-11 2017-03-21 International Business Machines Corporation Bank-level fault management in a memory system
KR20160046391A (ko) 2014-10-20 2016-04-29 삼성전자주식회사 하이브리드 딤 스트럭쳐 및 하이브리드 딤 스트럭쳐의 구동 방법
US9754684B2 (en) 2014-11-06 2017-09-05 Samsung Electronics Co., Ltd. Completely utilizing hamming distance for SECDED based ECC DIMMs
US9697094B2 (en) 2015-02-06 2017-07-04 Intel Corporation Dynamically changing lockstep configuration
KR20160146402A (ko) 2015-06-12 2016-12-21 에스케이하이닉스 주식회사 메모리 시스템
US10606713B2 (en) 2018-01-03 2020-03-31 International Business Machines Corporation Using dual channel memory as single channel memory with command address recovery
US10546628B2 (en) 2018-01-03 2020-01-28 International Business Machines Corporation Using dual channel memory as single channel memory with spares

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001142789A (ja) 1999-10-28 2001-05-25 Hewlett Packard Co <Hp> ローエンドサーバまたはワークステーション用のチップキル
JP2001167001A (ja) 1999-10-28 2001-06-22 Hewlett Packard Co <Hp> 自己回復するメモリ構成
JP2010537311A (ja) 2007-08-22 2010-12-02 グローバルファウンドリーズ・インコーポレイテッド データチャネルを制御するための最適な解決策
JP2009217408A (ja) 2008-03-07 2009-09-24 Nec Corp データ格納装置のデータ復旧方法及びその装置並びにディスクアレイシステムのデータ復旧方法及びその装置
JP2013503397A (ja) 2009-08-26 2013-01-31 クアルコム，インコーポレイテッド デュアルチャネル動作中にアドレス／コントロール信号をインターリーブすることによるシングルチャネルとデュアルチャネルのハイブリッドｄｄｒインターフェース方式
US20170199830A1 (en) 2016-01-11 2017-07-13 Intel Corporation Techniques to Access or Operate a Dual In-Line Memory Module via Multiple Data Channels
US20170287538A1 (en) 2016-04-05 2017-10-05 Integrated Device Technology, Inc. Flexible point-to-point memory topology

Also Published As

Publication number Publication date
CN111566621B (zh) 2024-04-16
US10546628B2 (en) 2020-01-28
EP3729272A4 (en) 2021-01-20
WO2019135134A1 (en) 2019-07-11
JP2021509499A (ja) 2021-03-25
EP3729272A1 (en) 2020-10-28
US11037619B2 (en) 2021-06-15
CN111566621A (zh) 2020-08-21
US20190206477A1 (en) 2019-07-04
US20200075079A1 (en) 2020-03-05

Similar Documents

Publication Publication Date Title
JP7146920B2 (ja) メモリ・コントローラを動作させる方法、デュアル・チャネル・モードからシングル・チャネル・モードに切り替える方法、およびメモリ・コントローラ
US10606713B2 (en) Using dual channel memory as single channel memory with command address recovery
JP6882115B2 (ja) Ｄｄｒ ｓｄｒａｍインタフェイスのためのｄｒａｍ支援エラー訂正方法
US8132074B2 (en) Reliability, availability, and serviceability solutions for memory technology
KR102553704B1 (ko) 에러 타입에 기초하는 ecc의 동적 적용
US6754858B2 (en) SDRAM address error detection method and apparatus
US10606696B2 (en) Internally-generated data storage in spare memory locations
KR102784280B1 (ko) 메모리 컨트롤러, 메모리 시스템 및 메모리 모듈
US11409601B1 (en) Memory device protection
US20130339820A1 (en) Three dimensional (3d) memory device sparing
US11625346B2 (en) Interface for memory readout from a memory component in the event of fault
US20040237001A1 (en) Memory integrated circuit including an error detection mechanism for detecting errors in address and control signals
CN111566738A (zh) 存储器系统中的有效和选择性的备用位
JP2009181425A (ja) メモリモジュール
KR100640037B1 (ko) 파일 제어 시스템 및 파일 제어 장치
KR20230055614A (ko) 반도체 메모리 장치 및 메모리 시스템
CN116069548A (zh) 存储器装置、存储器模块和存储器控制器的操作方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210518

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210525

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20220502

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220519

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220531

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220830

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220913

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220921

R150 Certificate of patent or registration of utility model

Ref document number: 7146920

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150