JP7087044B2 - チップ電力供給システム、チップ、pcb、およびコンピュータデバイス - Google Patents
チップ電力供給システム、チップ、pcb、およびコンピュータデバイス Download PDFInfo
- Publication number
- JP7087044B2 JP7087044B2 JP2020185780A JP2020185780A JP7087044B2 JP 7087044 B2 JP7087044 B2 JP 7087044B2 JP 2020185780 A JP2020185780 A JP 2020185780A JP 2020185780 A JP2020185780 A JP 2020185780A JP 7087044 B2 JP7087044 B2 JP 7087044B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- pcb
- chip
- vias
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/184—Components including terminals inserted in holes through the printed circuit board and connected to printed contacts on the walls of the holes or at the edges thereof or protruding over or into the holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
- H01L2224/14134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/14135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1415—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
- H01L2224/14154—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
- H01L2224/14156—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/14177—Combinations of arrays with different layouts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/70—Coupling devices
- H01R12/71—Coupling devices for rigid printing circuits or like structures
- H01R12/712—Coupling devices for rigid printing circuits or like structures co-operating with the surface of the printed circuit or with a coupling device exclusively provided on the surface of the printed circuit
- H01R12/714—Coupling devices for rigid printing circuits or like structures co-operating with the surface of the printed circuit or with a coupling device exclusively provided on the surface of the printed circuit with contacts abutting directly the printed circuit; Button contacts therefore provided on the printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09609—Via grid, i.e. two-dimensional array of vias or holes in a single plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10015—Non-printed capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/1003—Non-printed inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/1006—Non-printed filter
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10189—Non-printed connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10515—Stacked components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10545—Related components mounted on both sides of the PCB
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dc-Dc Converters (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Combinations Of Printed Boards (AREA)
Description
202 グラウンド層
203 中間層1
204 中間層2
205 電源層
206 最下位層
207 コアボード
208 樹脂
209 ビア
210 ブラインドビア
211 埋め込みビア
300 PCB
301 電力コントローラ
302 電力モジュール
303 電源層
304 チップ
400 PCB
401 電力コントローラ
402 インダクタモジュール
403 チップ
404 PCBフィルタサブボード
405 PCB
Claims (18)
- 第1のプリント回路基板(PCB)と、チップと、電力コントローラと、インダクタモジュールとを備える、チップ電力供給システムであって、
前記第1のPCBがN個のビアを備え、前記N個のビアの第1の端部が前記第1のPCBの最上位層に配置され、前記N個のビアの第2の端部が前記第1のPCBの最下位層に配置され、
前記チップの底面にN個の電力供給コンタクトが設けられ、前記チップが、前記N個の電力供給コンタクトおよび前記N個のビアの前記第1の端部を通じて前記第1のPCBの前記最上位層に接続され、
前記インダクタモジュールの底面にM個の電力供給コンタクトが設けられ、前記インダクタモジュールが、前記M個の電力供給コンタクトおよび前記N個のビアのうちのM個のビアの前記第2の端部を通じて前記チップに接続され、
前記電力コントローラが、前記第1のPCBを通じて前記インダクタモジュールに接続され、前記チップに電力を供給するように前記インダクタモジュールを制御する、チップ電力供給システム。 - 前記チップ電力供給システムが、入力キャパシタおよび出力キャパシタをさらに備え、前記入力キャパシタが、入力電圧をフィルタリングし、前記フィルタリングされた入力電圧を前記インダクタモジュールに入力するように構成され、前記出力キャパシタが、出力電圧をフィルタリングし、前記フィルタリングされた出力電圧を前記チップへと入力するように構成される、請求項1に記載のチップ電力供給システム。
- 前記インダクタモジュールが、前記M個の電力供給コンタクトおよび前記N個のビアのうちのM個のビアの前記第2の端部を通じて前記チップに接続されることが、
前記インダクタモジュールが、前記M個の電力供給コンタクトおよび前記N個のビアのうちの前記M個のビアの前記第2の端部を通じて前記第1のPCBの底面に接続され、前記M個のビアを通じて前記チップに接続される、請求項2に記載のチップ電力供給システム。 - 前記チップ電力供給システムが複数の前記インダクタモジュールを備え、前記出力キャパシタが第1のキャパシタを備え、前記第1のキャパシタが前記第1のPCBの前記最下位層に結合され、前記第1のキャパシタが、前記第1のPCBの前記N個のビアのうちの少なくとも2つを通じて前記チップに接続され、前記第1のPCBの電源層およびグラウンド層を通じて前記複数のインダクタモジュールに接続される、請求項2または3に記載のチップ電力供給システム。
- 前記出力キャパシタが第2のキャパシタをさらに備え、前記第2のキャパシタが、前記第1のPCBの電源層およびグラウンド層を通じて前記複数のインダクタモジュールに接続され、前記第2のキャパシタが、前記第1のPCBに結合され、前記チップの周辺に配置される、請求項4に記載のチップ電力供給システム。
- 前記出力キャパシタが第2のキャパシタをさらに備え、前記第2のキャパシタが、前記第1のPCBへと埋め込まれ、前記第1のPCBの電源層およびグラウンド層を通じて前記複数のインダクタモジュールに接続される、請求項4に記載のチップ電力供給システム。
- 前記チップ電力供給システムが第2のPCBをさらに備え、前記第2のPCBがN個のビアを備え、前記第2のPCBの前記N個のビアが前記第1のPCBの前記N個のビアに対応し、前記第2のPCBが前記第2のPCBの前記N個のビアを通じて前記第1のPCBに電気的に接続され、前記インダクタモジュールが、前記M個の電力供給コンタクトおよび前記N個のビアのうちのM個のビアの前記第2の端部を通じて前記チップに接続されることが、
前記インダクタモジュールが、前記M個の電力供給コンタクトおよび前記第2のPCBの前記N個のビアのうちのM個のビアを通じて前記第1のPCBの前記N個のビアのうちの前記M個のビアの前記第2の端部に接続され、前記第1のPCBの前記M個のビアを通じて前記チップに接続されることを備える、請求項2に記載のチップ電力供給システム。 - 前記チップ電力供給システムが複数の前記インダクタモジュールを備え、前記出力キャパシタが第1のキャパシタおよび第2のキャパシタを備え、前記第1のキャパシタが前記第2のPCBの最下位層に結合され、前記第1のキャパシタが前記第2のPCBおよび前記第1のPCBに対応する前記ビアを通じて前記チップに接続され、前記第2のキャパシタが前記第2のPCBへと埋め込まれ、前記第1のキャパシタおよび前記第2のキャパシタが、前記第2のPCBの電源層およびグラウンド層を通じて前記複数のインダクタモジュールに接続される、請求項7に記載のチップ電力供給システム。
- 前記チップ電力供給システムが複数の前記インダクタモジュールを備え、前記出力キャパシタが、前記第2のPCBの最下位層に結合され、前記第2のPCBの電源層およびグラウンド層を通じて前記複数のインダクタモジュールに接続され、前記出力キャパシタが前記チップの周辺に配置される、請求項7に記載のチップ電力供給システム。
- 前記第2のPCBがコネクタを通じて前記第1のPCBに電気的に接続され、または、
前記第2のPCBが前記第2のPCBのコンタクトを通じて前記第1のPCBに電気的に接続される、請求項9に記載のチップ電力供給システム。 - 前記チップが、
集積回路と、
前記集積回路を封入するためのパッケージとを備え、前記パッケージが、上面および底面を備え、
前記底面の指定されたエリアに複数の電力供給コンタクトが設けられ、前記複数の電力供給コンタクトが複数の電源コンタクトおよび複数のグラウンドコンタクトを備え、前記複数の電源コンタクトおよび前記複数のグラウンドコンタクトが、前記指定されたエリアの中の各ゾーンのすべての電力供給コンタクトが同じタイプの電力供給コンタクトであるように、ゾーンに並べられる、請求項1に記載のチップ電力供給システム。 - 前記指定されたエリアの前記電力供給コンタクトが、電源ネットワークまたはグラウンドネットワークとしてゾーンに並べられる、請求項11に記載のチップ電力供給システム。
- 前記指定されたエリアが前記底面の中心エリアであり、前記指定されたエリアの前記電力供給コンタクトが、長方形の配列、正方形の配列、菱形の配列、三角形の配列、六角形の配列、および円形の配列のうちの1つとして並べられる、請求項11または12に記載のチップ電力供給システム。
- 前記第1のPCBが最上位層、最下位層、およびN個のビアを備え、
前記N個のビアの第1の端部が前記最上位層の第1のエリアに並べられ、前記第1のエリアがチップの電力供給コンタクトを接続するために使用され、
前記N個のビアが複数の電源ビアおよび複数のグラウンドビアを備え、前記複数の電源ビアおよび前記複数のグラウンドビアが、前記第1のエリアの中の各ゾーンのすべてのビアが同じタイプのビアであるように、ゾーンに並べられる、請求項1に記載のチップ電力供給システム。 - 前記N個のビアの第2の端部が前記PCBの前記最下位層の第2のエリアに並べられ、前記第2のエリアが、前記第1のエリアに対応し、インダクタモジュールを接続するために使用される、請求項14に記載のチップ電力供給システム。
- 前記第1のエリアおよび前記第2のエリアの前記ビアが、長方形の配列、正方形の配列、菱形の配列、三角形の配列、六角形の配列、および円形の配列のうちの1つとして並べられる、請求項15に記載のチップ電力供給システム。
- 出力キャパシタが前記PCBへと埋め込まれ、前記出力キャパシタの一方の端部が前記N個のビアのうちの1つの電源ビアに接続され、前記他方の端部が前記N個のビアのうちの1つのグラウンドビアに接続される、請求項14から16のいずれか一項に記載のチップ電力供給システム。
- コンピュータデバイスであって、請求項1から17のいずれか一項に記載のチップ電力供給システムを備える、コンピュータデバイス。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911088701.4 | 2019-11-08 | ||
CN201911088701.4A CN112788842A (zh) | 2019-11-08 | 2019-11-08 | 一种芯片供电系统、芯片、pcb和计算机设备 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021077891A JP2021077891A (ja) | 2021-05-20 |
JP7087044B2 true JP7087044B2 (ja) | 2022-06-20 |
Family
ID=73059640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020185780A Active JP7087044B2 (ja) | 2019-11-08 | 2020-11-06 | チップ電力供給システム、チップ、pcb、およびコンピュータデバイス |
Country Status (4)
Country | Link |
---|---|
US (1) | US11387226B2 (ja) |
EP (1) | EP3826053A1 (ja) |
JP (1) | JP7087044B2 (ja) |
CN (1) | CN112788842A (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7250474B2 (ja) * | 2018-10-19 | 2023-04-03 | 株式会社ソニー・インタラクティブエンタテインメント | 電源装置 |
JP6835788B2 (ja) | 2018-10-19 | 2021-02-24 | 株式会社ソニー・インタラクティブエンタテインメント | 電源装置 |
US11812545B2 (en) | 2020-01-08 | 2023-11-07 | Delta Electronics (Shanghai) Co., Ltd | Power supply system and electronic device |
CN115549433A (zh) * | 2021-06-30 | 2022-12-30 | 华为技术有限公司 | 一种滤波模组和电子设备 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010035746A1 (en) | 2000-02-04 | 2001-11-01 | Volterra Semiconductor, Delaware Corporation | Transistor pattern for voltage regulator |
US7378733B1 (en) | 2006-08-29 | 2008-05-27 | Xilinx, Inc. | Composite flip-chip package with encased components and method of fabricating same |
JP2009232257A (ja) | 2008-03-24 | 2009-10-08 | Panasonic Corp | 電子回路基板、電子回路装置およびこれを用いた電力線通信装置 |
WO2010137379A1 (ja) | 2009-05-26 | 2010-12-02 | 株式会社村田製作所 | 3端子コンデンサ及び3端子コンデンサ実装構造 |
US20110050334A1 (en) | 2009-09-02 | 2011-03-03 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
US20120139108A1 (en) | 2010-10-15 | 2012-06-07 | Yonghoon Kim | Semiconductor package |
JP2012156184A (ja) | 2011-01-24 | 2012-08-16 | Nec Corp | 実装基板及びその製造方法 |
WO2016052221A1 (ja) | 2014-09-30 | 2016-04-07 | 株式会社村田製作所 | 半導体パッケージおよびその実装構造 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6947293B2 (en) | 1999-07-15 | 2005-09-20 | Incep Technologies | Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management |
US6845013B2 (en) | 2002-03-04 | 2005-01-18 | Incep Technologies, Inc. | Right-angle power interconnect electronic packaging assembly |
US10396047B2 (en) * | 2017-06-14 | 2019-08-27 | Intel Corporation | Semiconductor package with package components disposed on a package substrate within a footprint of a die |
US10658331B2 (en) * | 2018-08-28 | 2020-05-19 | Ferric Inc. | Processor module with integrated packaged power converter |
US11183487B2 (en) * | 2018-12-26 | 2021-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US10879158B2 (en) * | 2019-05-29 | 2020-12-29 | Qualcomm Incorporated | Split conductive pad for device terminal |
KR20210005340A (ko) * | 2019-07-03 | 2021-01-14 | 삼성전자주식회사 | 반도체 패키지 |
-
2019
- 2019-11-08 CN CN201911088701.4A patent/CN112788842A/zh active Pending
-
2020
- 2020-11-04 EP EP20205570.3A patent/EP3826053A1/en active Pending
- 2020-11-05 US US17/090,510 patent/US11387226B2/en active Active
- 2020-11-06 JP JP2020185780A patent/JP7087044B2/ja active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010035746A1 (en) | 2000-02-04 | 2001-11-01 | Volterra Semiconductor, Delaware Corporation | Transistor pattern for voltage regulator |
US7378733B1 (en) | 2006-08-29 | 2008-05-27 | Xilinx, Inc. | Composite flip-chip package with encased components and method of fabricating same |
JP2009232257A (ja) | 2008-03-24 | 2009-10-08 | Panasonic Corp | 電子回路基板、電子回路装置およびこれを用いた電力線通信装置 |
WO2010137379A1 (ja) | 2009-05-26 | 2010-12-02 | 株式会社村田製作所 | 3端子コンデンサ及び3端子コンデンサ実装構造 |
US20110050334A1 (en) | 2009-09-02 | 2011-03-03 | Qualcomm Incorporated | Integrated Voltage Regulator with Embedded Passive Device(s) |
US20120139108A1 (en) | 2010-10-15 | 2012-06-07 | Yonghoon Kim | Semiconductor package |
JP2012156184A (ja) | 2011-01-24 | 2012-08-16 | Nec Corp | 実装基板及びその製造方法 |
WO2016052221A1 (ja) | 2014-09-30 | 2016-04-07 | 株式会社村田製作所 | 半導体パッケージおよびその実装構造 |
Also Published As
Publication number | Publication date |
---|---|
JP2021077891A (ja) | 2021-05-20 |
CN112788842A (zh) | 2021-05-11 |
US20210143141A1 (en) | 2021-05-13 |
EP3826053A1 (en) | 2021-05-26 |
US11387226B2 (en) | 2022-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7087044B2 (ja) | チップ電力供給システム、チップ、pcb、およびコンピュータデバイス | |
US10854575B2 (en) | Three-dimensional (3D) package structure having an epoxy molding compound layer between a discrete inductor and an encapsulating connecting structure | |
KR101301476B1 (ko) | 집적 인덕터를 포함하는 장치, 시스템 및 파워 컨버터 | |
US5744862A (en) | Reduced thickness semiconductor device with IC packages mounted in openings on substrate | |
KR100616384B1 (ko) | 수직 접속된 캐패시터를 구비하는 전자 어셈블리 및 제조방법 | |
US6346743B1 (en) | Embedded capacitor assembly in a package | |
US7463492B2 (en) | Array capacitors with voids to enable a full-grid socket | |
US7209366B2 (en) | Delivery regions for power, ground and I/O signal paths in an IC package | |
US11398770B1 (en) | Delivering power to semiconductor loads | |
KR20080087161A (ko) | 오픈 프레임 패키지를 가지는 하이 파워 모듈 | |
US8488329B2 (en) | Power and ground vias for power distribution systems | |
TWI258194B (en) | Mounting capacitors under ball grid array | |
US6636416B2 (en) | Electronic assembly with laterally connected capacitors and manufacturing method | |
JP5190811B2 (ja) | 電源モジュール | |
US11336167B1 (en) | Delivering power to semiconductor loads | |
CN110797333A (zh) | 功率模块及其制造方法 | |
CN116466782A (zh) | 电压调节模块 | |
WO2020256773A1 (en) | Semiconductor device with die bumps aligned with substrate balls | |
CN113169156A (zh) | 电子组件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201211 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220117 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220411 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220516 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220608 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7087044 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |