JP6769721B2 - 電子部品、異方性接続構造体、電子部品の設計方法 - Google Patents

電子部品、異方性接続構造体、電子部品の設計方法 Download PDF

Info

Publication number
JP6769721B2
JP6769721B2 JP2016062869A JP2016062869A JP6769721B2 JP 6769721 B2 JP6769721 B2 JP 6769721B2 JP 2016062869 A JP2016062869 A JP 2016062869A JP 2016062869 A JP2016062869 A JP 2016062869A JP 6769721 B2 JP6769721 B2 JP 6769721B2
Authority
JP
Japan
Prior art keywords
bump
bumps
substrate
electronic component
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016062869A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017175092A5 (enrdf_load_stackoverflow
JP2017175092A (ja
Inventor
隆介 吉元
隆介 吉元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dexerials Corp
Original Assignee
Dexerials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dexerials Corp filed Critical Dexerials Corp
Priority to JP2016062869A priority Critical patent/JP6769721B2/ja
Priority to KR1020170017391A priority patent/KR102688696B1/ko
Priority to CN201710138345.7A priority patent/CN107230667B/zh
Publication of JP2017175092A publication Critical patent/JP2017175092A/ja
Priority to HK18104397.1A priority patent/HK1245502A1/zh
Publication of JP2017175092A5 publication Critical patent/JP2017175092A5/ja
Application granted granted Critical
Publication of JP6769721B2 publication Critical patent/JP6769721B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1405Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1705Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
JP2016062869A 2016-03-25 2016-03-25 電子部品、異方性接続構造体、電子部品の設計方法 Active JP6769721B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2016062869A JP6769721B2 (ja) 2016-03-25 2016-03-25 電子部品、異方性接続構造体、電子部品の設計方法
KR1020170017391A KR102688696B1 (ko) 2016-03-25 2017-02-08 전자 부품, 이방성 접속 구조체, 전자 부품의 설계 방법
CN201710138345.7A CN107230667B (zh) 2016-03-25 2017-03-09 电子部件、各向异性连接结构体、电子部件的设计方法
HK18104397.1A HK1245502A1 (zh) 2016-03-25 2018-04-03 电子部件、各向异性连接结构体、电子部件的设计方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2016062869A JP6769721B2 (ja) 2016-03-25 2016-03-25 電子部品、異方性接続構造体、電子部品の設計方法

Publications (3)

Publication Number Publication Date
JP2017175092A JP2017175092A (ja) 2017-09-28
JP2017175092A5 JP2017175092A5 (enrdf_load_stackoverflow) 2019-04-18
JP6769721B2 true JP6769721B2 (ja) 2020-10-14

Family

ID=59932991

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016062869A Active JP6769721B2 (ja) 2016-03-25 2016-03-25 電子部品、異方性接続構造体、電子部品の設計方法

Country Status (4)

Country Link
JP (1) JP6769721B2 (enrdf_load_stackoverflow)
KR (1) KR102688696B1 (enrdf_load_stackoverflow)
CN (1) CN107230667B (enrdf_load_stackoverflow)
HK (1) HK1245502A1 (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102791221B1 (ko) * 2019-01-31 2025-04-07 에스케이하이닉스 주식회사 앵커(anchor) 구조물을 포함하는 반도체 패키지
CN210167052U (zh) * 2019-08-02 2020-03-20 云谷(固安)科技有限公司 柔性显示屏及显示装置
US20230215825A1 (en) * 2020-06-08 2023-07-06 Rohm Co., Ltd. Semiconductor element and semiconductor device
JP7491769B2 (ja) * 2020-08-04 2024-05-28 株式会社ジャパンディスプレイ 回路基板、ledモジュール及び表示装置、並びにledモジュールの作製方法及び表示装置の作製方法
WO2022131142A1 (ja) * 2020-12-16 2022-06-23 ローム株式会社 半導体装置
CN114220796B (zh) * 2021-12-10 2025-05-02 全球能源互联网研究院有限公司 一种功率半导体芯片封装结构

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3260414B2 (ja) * 1992-05-21 2002-02-25 シャープ株式会社 バンプ付き半導体装置とその製造方法
JP3826605B2 (ja) * 1999-03-08 2006-09-27 セイコーエプソン株式会社 半導体装置の実装構造の製造方法、液晶装置、および電子機器
KR100881183B1 (ko) * 2006-11-21 2009-02-05 삼성전자주식회사 높이가 다른 범프를 갖는 반도체 칩 및 이를 포함하는반도체 패키지
JP2014179363A (ja) * 2013-03-13 2014-09-25 Ps4 Luxco S A R L 半導体チップ及びこれを備える半導体装置
JP6303289B2 (ja) 2013-05-13 2018-04-04 日立化成株式会社 回路部材、接続構造体及び接続構造体の製造方法
JP2015076485A (ja) * 2013-10-08 2015-04-20 株式会社ジャパンディスプレイ 表示装置
JP6645730B2 (ja) * 2014-01-28 2020-02-14 デクセリアルズ株式会社 接続体及び接続体の製造方法

Also Published As

Publication number Publication date
HK1245502A1 (zh) 2018-08-24
KR102688696B1 (ko) 2024-07-25
CN107230667B (zh) 2023-01-17
CN107230667A (zh) 2017-10-03
KR20170113038A (ko) 2017-10-12
JP2017175092A (ja) 2017-09-28

Similar Documents

Publication Publication Date Title
JP6769721B2 (ja) 電子部品、異方性接続構造体、電子部品の設計方法
JP6932110B2 (ja) 異方導電性フィルム及び接続構造体
TWI691977B (zh) 異向導電性膜及連接構造體
JP2017175093A (ja) 電子部品、接続体、電子部品の設計方法
CN107112253B (zh) 凸点形成用膜、半导体装置及其制造方法以及连接构造体
TWI752515B (zh) 異向導電性膜及其製造方法、以及使用有異向導電性膜之連接構造體及其製造方法
CN106415937B (zh) 连接体及连接体的制造方法
KR102386367B1 (ko) 접속체, 접속체의 제조 방법, 접속 방법, 이방성 도전 접착제
JP2013207115A (ja) 接続構造体及びその製造方法、電子部品及びその製造方法、電子部品の接続方法
JP7369756B2 (ja) 接続体及び接続体の製造方法
KR100907576B1 (ko) 전극 간 단락 방지용 반도체 디바이스 및 이를 이용한반도체 패키지
JP6793523B2 (ja) 接続体の製造方法、接続方法、接続装置
JP6562750B2 (ja) 電子部品、接続体、接続体の製造方法、電子部品の接続方法、緩衝材
HK40073081A (en) Anisotropic conductive film and connected structure
JP2009295704A (ja) 導電性バンプとその形成方法およびそれを用いた電子部品実装構造体
HK1257883B (en) Anisotropic electroconductive film and connection structure
JP2019140413A (ja) 接続体、接続体の製造方法、接続方法
HK1229956A1 (en) Connection body and connection body production method
HK1240399A1 (en) Bump-forming film, semiconductor device, manufacturing method thereof, and connection structure
HK1225169B (zh) 各向异性导电性膜及连接构造体
HK1225169A1 (en) Anisotropic electroconductive film and connection structure
HK1225168B (zh) 连接体、连接体的制造方法、连接方法、各向异性导电粘接剂

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190305

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190305

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20191113

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20191119

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200120

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20200414

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200714

C60 Trial request (containing other claim documents, opposition documents)

Free format text: JAPANESE INTERMEDIATE CODE: C60

Effective date: 20200714

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20200727

C21 Notice of transfer of a case for reconsideration by examiners before appeal proceedings

Free format text: JAPANESE INTERMEDIATE CODE: C21

Effective date: 20200728

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200825

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200924

R150 Certificate of patent or registration of utility model

Ref document number: 6769721

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250