JP6530134B2 - 配電網（ｐｄｎ）ドループ／オーバーシュート緩和 - Google Patents

配電網（ｐｄｎ）ドループ／オーバーシュート緩和 Download PDF

Info

Publication number
JP6530134B2
JP6530134B2 JP2018505415A JP2018505415A JP6530134B2 JP 6530134 B2 JP6530134 B2 JP 6530134B2 JP 2018505415 A JP2018505415 A JP 2018505415A JP 2018505415 A JP2018505415 A JP 2018505415A JP 6530134 B2 JP6530134 B2 JP 6530134B2
Authority
JP
Japan
Prior art keywords
frequency
processors
clock
clock signal
signal clk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018505415A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018528524A (ja
JP2018528524A5 (enExample
Inventor
パル、ディプティ・ランジャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2018528524A publication Critical patent/JP2018528524A/ja
Publication of JP2018528524A5 publication Critical patent/JP2018528524A5/ja
Application granted granted Critical
Publication of JP6530134B2 publication Critical patent/JP6530134B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)
JP2018505415A 2015-08-03 2016-07-05 配電網（ｐｄｎ）ドループ／オーバーシュート緩和 Active JP6530134B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/817,178 2015-08-03
US14/817,178 US9798376B2 (en) 2015-08-03 2015-08-03 Power distribution network (PDN) droop/overshoot mitigation
PCT/US2016/041001 WO2017023472A1 (en) 2015-08-03 2016-07-05 Power distribution network (pdn) droop/overshoot mitigation

Publications (3)

Publication Number Publication Date
JP2018528524A JP2018528524A (ja) 2018-09-27
JP2018528524A5 JP2018528524A5 (enExample) 2019-05-09
JP6530134B2 true JP6530134B2 (ja) 2019-06-12

Family

ID=56551562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018505415A Active JP6530134B2 (ja) 2015-08-03 2016-07-05 配電網（ｐｄｎ）ドループ／オーバーシュート緩和

Country Status (7)

Country Link
US (1) US9798376B2 (enExample)
EP (1) EP3332307B1 (enExample)
JP (1) JP6530134B2 (enExample)
KR (1) KR102049952B1 (enExample)
CN (1) CN107924220B (enExample)
BR (1) BR112018002234A2 (enExample)
WO (1) WO2017023472A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10296076B2 (en) * 2016-05-16 2019-05-21 Qualcomm Incorporated Supply voltage droop management circuits for reducing or avoiding supply voltage droops
US10642336B2 (en) 2016-07-12 2020-05-05 Advanced Micro Devices, Inc. Clock adjustment for voltage droop
US10303200B2 (en) * 2017-02-24 2019-05-28 Advanced Micro Devices, Inc. Clock divider device and methods thereof
US10409317B2 (en) * 2017-06-05 2019-09-10 Qualcomm Incorporated Apparatus and methods for reducing clock-ungating induced voltage droop
US10535394B2 (en) * 2017-07-20 2020-01-14 Samsung Electronics Co., Ltd. Memory device including dynamic voltage and frequency scaling switch and method of operating the same
US10171081B1 (en) 2017-07-28 2019-01-01 International Business Machines Corporation On-chip supply noise voltage reduction or mitigation using local detection loops in a processor core
US11073884B2 (en) 2017-11-15 2021-07-27 International Business Machines Corporation On-chip supply noise voltage reduction or mitigation using local detection loops
US10606305B2 (en) 2018-04-30 2020-03-31 Qualcomm Incorporated Processor load step balancing
US20190339757A1 (en) * 2018-05-01 2019-11-07 Qualcomm Incorporated Pdn resonance aware wakeup control
US10985761B1 (en) * 2018-05-31 2021-04-20 Synopsys, Inc. Fractional divider
US11442082B2 (en) * 2019-12-23 2022-09-13 Graphcore Limited Droop detection
GB2590660B (en) * 2019-12-23 2022-01-05 Graphcore Ltd Reactive droop limiter
CN111309134B (zh) * 2020-03-23 2020-12-22 上海燧原智能科技有限公司 一种负载电流调整方法、装置、电子设备及存储介质
JP7452259B2 (ja) 2020-06-02 2024-03-19 富士通株式会社 半導体装置
DE102020207861A1 (de) 2020-06-25 2021-12-30 Robert Bosch Gesellschaft mit beschränkter Haftung Verfahren zur Durchführung einer abgesicherten Startsequenz eines Steuergeräts
US11417370B2 (en) * 2020-08-12 2022-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Memory device
US11789518B2 (en) 2021-06-22 2023-10-17 International Business Machines Corporation Voltage overshoot management

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5551044A (en) * 1994-12-01 1996-08-27 Intel Corporation Method and apparatus for interrupt/SMI# ordering
US6298448B1 (en) 1998-12-21 2001-10-02 Siemens Information And Communication Networks, Inc. Apparatus and method for automatic CPU speed control based on application-specific criteria
US6539049B1 (en) * 1999-05-28 2003-03-25 Dot Wireless, Inc. Device and method for maintaining time synchronous with a network master time
JP2004013820A (ja) * 2002-06-11 2004-01-15 Matsushita Electric Ind Co Ltd クロック制御回路
US6711447B1 (en) * 2003-01-22 2004-03-23 Intel Corporation Modulating CPU frequency and voltage in a multi-core CPU architecture
US7017059B2 (en) * 2003-12-12 2006-03-21 Cray Canada Inc. Methods and apparatus for replacing cooling systems in operating computers
KR101136036B1 (ko) 2003-12-24 2012-04-18 삼성전자주식회사 유휴 모드에서의 전력 소모가 감소된 프로세서 시스템 및그 방법
CN100524168C (zh) 2004-06-21 2009-08-05 皇家飞利浦电子股份有限公司 电源管理
JP2007293748A (ja) * 2006-04-27 2007-11-08 Matsushita Electric Ind Co Ltd クロック制御装置
US8327158B2 (en) 2006-11-01 2012-12-04 Texas Instruments Incorporated Hardware voting mechanism for arbitrating scaling of shared voltage domain, integrated circuits, processes and systems
TWI342498B (en) * 2007-01-12 2011-05-21 Asustek Comp Inc Multi-processor system and performance enhancement method thereof
US7856562B2 (en) * 2007-05-02 2010-12-21 Advanced Micro Devices, Inc. Selective deactivation of processor cores in multiple processor core systems
US8250395B2 (en) * 2009-11-12 2012-08-21 International Business Machines Corporation Dynamic voltage and frequency scaling (DVFS) control for simultaneous multi-threading (SMT) processors
US8627128B2 (en) 2010-11-09 2014-01-07 International Business Machines Corporation Power management for processing capacity upgrade on demand
US8937511B2 (en) * 2011-11-22 2015-01-20 Marvell World Trade Ltd. Frequency scaling of variable speed systems for fast response and power reduction
JP2014048972A (ja) 2012-08-31 2014-03-17 Fujitsu Ltd 処理装置、情報処理装置、及び消費電力管理方法
JP5892083B2 (ja) 2013-02-12 2016-03-23 日本電気株式会社 パラメータ設定装置、パラメータ設定プログラム及びパラメータ設定方法
US9766685B2 (en) * 2013-05-15 2017-09-19 Intel Corporation Controlling power consumption of a processor using interrupt-mediated on-off keying
KR102114453B1 (ko) 2013-07-19 2020-06-05 삼성전자주식회사 모바일 장치 및 그것의 제어 방법
EP2849024A1 (en) 2013-09-16 2015-03-18 ST-Ericsson SA Power consumption management system and method
US9671844B2 (en) * 2013-09-26 2017-06-06 Cavium, Inc. Method and apparatus for managing global chip power on a multicore system on chip

Also Published As

Publication number Publication date
KR20180036966A (ko) 2018-04-10
EP3332307A1 (en) 2018-06-13
US9798376B2 (en) 2017-10-24
JP2018528524A (ja) 2018-09-27
EP3332307B1 (en) 2019-02-27
WO2017023472A1 (en) 2017-02-09
KR102049952B1 (ko) 2019-11-28
CN107924220B (zh) 2021-03-05
US20170038814A1 (en) 2017-02-09
BR112018002234A2 (pt) 2018-09-18
CN107924220A (zh) 2018-04-17

Similar Documents

Publication Publication Date Title
JP6530134B2 (ja) 配電網（ｐｄｎ）ドループ／オーバーシュート緩和
JP6595092B2 (ja) 電力配分ネットワーク（ｐｄｎ）ドループ／オーバシュート緩和
US9588916B1 (en) Interrupt latency reduction
US9104421B2 (en) Training, power-gating, and dynamic frequency changing of a memory controller
US9176572B2 (en) System and method for controlling central processing unit power with guaranteed transient deadlines
JP6309641B2 (ja) 低レイテンシスイッチングを用いた動的クロックおよび電圧スケーリング
US11644884B2 (en) Controlling a processor clock
TWI524175B (zh) 經由微架構頻寬節流之處理器電力消耗控制及電壓降
JP5982588B2 (ja) 保証された過渡期限とともに中央処理装置の電力を制御するためのシステムおよび方法
US9563226B2 (en) Dynamic clock regulation based on duty cycle thresholds
US8589707B2 (en) System and method for optimizing electrical power consumption by changing CPU frequency including steps of changing the system to a slow mode, changing a phase locked loop frequency register and changing the system to a normal mode
US8892923B2 (en) Data processing apparatus and method for maintaining a time count value in normal and power saving modes of operation
CN104756043B (zh) 用于以有保证的瞬态最后期限来控制中央处理单元功率的系统和方法
CN106164816A (zh) 在依赖于异步数据流的处理器之间的全局电压/频率缩放切换的调度
US8127161B2 (en) Data processing apparatus
JP2019028651A (ja) 同期リセット回路とその制御方法
JP2019101912A (ja) 半導体集積回路、半導体集積回路の制御方法
US20160142045A1 (en) Asynchronous clock enablement
JP2015158826A (ja) 伝送装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180412

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190320

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190320

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20190320

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190408

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190416

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190515

R150 Certificate of patent or registration of utility model

Ref document number: 6530134

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250